Overview
- Constitutes the proceedings of the 27th International Symposium on VLSI Design and Test, VDAT 2023
- Is organized in topical sections like Low-Power Integrated Circuits and Devices and System-Level Design
- Includes research papers written by experts in the field
Part of the book series: Lecture Notes in Electrical Engineering (LNEE, volume 1210)
Buy print copy
Keywords
- communication channels (information theory)
- communication systems
- computer hardware
- computer networks
- computer systems
- computer vision
- Computer-Aided Design (CAD)
- Field Programmable Gate Array (FPGA)
- microprocessor chips
- network protocols
- signal processing
- signal to noise ratio
- telecommunication networks
- telecommunication systems
- telecommunication traffic
- vlsi circuits
- wireless telecommunication systems
- VDAT 2023
- VDAT Proceedings
About this book
Editors and Affiliations
About the editors
Prof. Anu Gupta received M.E and Ph.D. degrees from Birla Institute of Technology and Science (BITS) Pilani, in 1995 and 2003 respectively. In 1995, she joined BITS Pilani as an Assistant Lecturer. She was designated as Assistant Professor (in 2003), Associate Professor (in 2010), Professor (in 2016). She is an IEEE Senior member. Her research interests include low power, high performance analog/ digital/ mixed signal design for ASIC applications.
Dr. Jai Gopal Pandey has been working as a Principal Scientist in Council of Scientific and Industrial Research - Central Electronics Engineering Research Institute (CSIR-CEERI), Pilani, since 2005. He has received M.Tech. Degree in Electronics Design and Technology from U. P. Technical University, Lucknow, in 2003 and obtained Ph.D. in Electronics Engineering from Birla Institute of Technology and Science (BITS), Pilani, India in 2015. His research interests include high-performance architecture, SoCs, embedded systems, cryptography, and FPGA-based design. Dr. Pandey is an IETE Fellow, Senior Member of IEEE, and Life Member of the Semiconductor Society of India.
Dr. Nitin Chaturvedi is Associate Professor in the Department of Electrical & Electronics Engineering, Birla Institute of Technology and Science, Pilani. He has more than 15 years of experience in academia and has contributed several publications in National and International Journals in the area of microelectronics and VLSI design. His interests include high performance cache architectures, CMOS VLSI design, asynchronous circuit design, non-volatile architectures for energy harvesting, in-memory computing, low-power neuromorphic circuit design and hardware security.
Dr. Devesh Dwivedi is a distinguished professional, currently serving as the Director and India Site Leader at the Design Engineering Center of Excellence (CoE ) for GlobalFoundaries India. With a Ph.D. in Electronics Engineering from IIT BHU, Varanasi, Dr. Devesh has an impressive career spanning over 24 years in the industry. As a Senior IEEE Member, he has contributed significantly to the field with 70+ research publications, 15 US patents, and 2 trade secrets. He actively engages in various conferences, having chaired the IEEE CASS Bangalore Chapter. In the academic realm, Dr. Devesh is a respected visiting faculty member at IIT, NIT, and IIIT since 2012, holding the title of Distinguished Visiting Professor at IIT Roorkee. He has supervised 12 master's and 4 Ph.D. students and serves as a Board Member on the Industry-Academia Consulting Committee.
Bibliographic Information
Book Title: VLSI for Embedded Intelligence
Book Subtitle: Proceedings of the 27th International Symposium, VDAT 2023
Editors: Anu Gupta, Jai Gopal Pandey, Nitin Chaturvedi, Devesh Dwivedi
Series Title: Lecture Notes in Electrical Engineering
Publisher: Springer Singapore
eBook Packages: Engineering, Engineering (R0)
Copyright Information: The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd. 2024
Softcover ISBN: 978-981-97-3755-0Due: 05 September 2024
eBook ISBN: 978-981-97-3756-7Due: 05 September 2024
Series ISSN: 1876-1100
Series E-ISSN: 1876-1119
Edition Number: 1
Number of Pages: X, 490
Number of Illustrations: 100 b/w illustrations