Skip to main content
SpringerLink
Log in

Computer Aided Verification

13th International Conference, CAV 2001, Paris, France, July 18-22, 2001. Proceedings

  • Conference proceedings
  • © 2001

Overview

Editors:
  1. GĂ©rard Berry

    1. Esterel Technologies, Villeneuve-Loubet, France

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Hubert Comon

    1. CNRS UMR 8643, ENS de Cachan, LSV, Cachan Cedex, France

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  3. Alain Finkel

    1. CNRS UMR 8643, ENS de Cachan, LSV, Cachan Cedex, France

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 2102)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (48 papers)

  1. Tool Presentations: Rewriting and Theorem-Proving Techniques

    1. EVC: A Validity Checker for the Logic of Equality with Uninterpreted Functions and Memories, Exploiting Positive Equality, and Conservative Transformations

      • Miroslav N. Velev, Randal E. Bryant
      Pages 235-240

    2. AGVI — Automatic Generation, Verification, and Implementation of Security Protocols

      • Dawn Song, Adrian Perrig, Doantam Phan
      Pages 241-245

    3. ICS: Integrated Canonizer and Solver?

      • Jean-Christophe Filliâtre, Sam Owre, Harald Rue*B, Natarajan Shankar
      Pages 246-249

    4. µCRL: A Toolset for Analysing Algebraic Specifications

      • Stefan Blom, Wan Fokkink, Jan Friso Groote, Izak van Langevelde, Bert Lisser, Jaco van de Pol
      Pages 250-254

    5. Truth/SLC — A Parallel Verification Platform for Concurrent Systems

      • Martin Leucker, Thomas Noll
      Pages 255-259

    6. The SLAM Toolkit

      • Thomas Ball, Sriram K. Rajamani
      Pages 260-264

  2. Invited Talk

    1. Java Bytecode Verification: An Overview

      • Xavier Leroy
      Pages 265-285

  3. Infinite State Systems

    1. Iterating Transducers

      • Dennis Dams, Yassine Lakhnech, Martin Steffen
      Pages 286-297

    2. Attacking Symbolic State Explosion

      • Giorgio Delzanno, Jean-François Raskin, Laurent Van Begin
      Pages 298-310

    3. A Unifying Model Checking Approach for Safety Properties of Parameterized Systems

      • Monika Maidl
      Pages 311-323

    4. A BDD-Based Model Checker for Recursive Programs

      • Javier Esparza, Stefan Schwoon
      Pages 324-336

  4. Temporal Logics and Verification

    1. Model Checking the World Wide Web?

      • Luca de Alfaro
      Pages 337-349

    2. Distributed Symbolic Model Checking for ÎĽ-Calculus

      • Orna Grumberg, Tamir Heyman, Assaf Schuster
      Pages 350-362

  5. Tool Presentations: Model-Checking and Automata Techniques

    1. The Temporal Logic Sugar

      • Ilan Beer, Shoham Ben-David, Cindy Eisner, Dana Fisman, Anna Gringauze, Yoav Rodeh
      Pages 363-367

    2. TReX: A Tool for Reachability Analysis of Complex Systems

      • Aurore Annichini, Ahmed Bouajjani, Mihaela Sighireanu
      Pages 368-372

    3. BOOSTER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstraction

      • Peer Johannsen
      Pages 373-377

    4. SDLcheck: A Model Checking Tool

      • Vladimir Levin, HĂĽsnĂĽ YenigĂĽn
      Pages 378-381

    5. EASN: Integrating ASN.1 and Model Checking

      • Vivek K. Shanbhag, K. Gopinath, Markku Turunen, Ari Ahtiainen, Matti Luukkainen
      Pages 382-386

    6. Rtdt: A Front-End for Efficient Model Checking of Synchronous Timing Diagrams

      • Nina Amla, E. Allen Emerson, Robert P. Kurshan, Kedar Namjoshi
      Pages 387-390

    7. TAXYS: A Tool for the Development and Verification of Real-Time Embedded Systems?

      • Etienne Closse, Michel Poize, Jacques Pulou, Joseph Sifakis, Patrick Venter, Daniel Weil et al.
      Pages 391-395
Back to top

Keywords

Editors and Affiliations

  • Esterel Technologies, Villeneuve-Loubet, France

    GĂ©rard Berry

  • CNRS UMR 8643, ENS de Cachan, LSV, Cachan Cedex, France

    Hubert Comon, Alain Finkel

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation