Skip to main content

Microelectronic Interconnections and Assembly

  • Book
  • © 1998

Overview

Part of the book series: NATO Science Partnership Subseries: 3 (ASHT, volume 54)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (31 chapters)

  1. Packaging and Interconnection Trends - Present and Future

  2. Solder and Flip Chip Interconnections and Assembly

  3. Single Chip Interconnection and Qualification: Wire Bonding and TAB

  4. Multichip Module Interconnections and Assembly I

Keywords

About this book

MICROELECTRONIC INTERCONNECTIONS AND MICROASSEMBL Y WORKSHOP 18-21 May 1996, Prague, Czech Republic Conference Organizers: George Harman, NIST (USA) and Pavel Mach (Czech Republic) Summary of the Technical Program Thirty two presentations were given in eight technical sessions at the Workshop. A list of these sessions and their chairpersons is attached below. The Workshop was devoted to the technical aspects of advanced interconnections and microassembly, but also included papers on the education issues required to prepare students to work in these areas. In addition to new technical developments, several papers presented overviews predicting the future directions of these technologies. The basic issue is that electronic systems will continue to be miniaturized and at the same time performance must continue to improve. Various industry roadmaps were discussed as well as new smaller packaging and interconnection concepts. The newest chip packages are often based on the selection of an appropriate interconnection method. An example is the chip-scale package, which has horizontal (x-y) dimensions,;; 20% larger than the actual silicon chip itself. The chip is often flip-chip connected to a micro ball-grid-array, but direct chip attach was described also. Several papers described advances in the manufacture of such packages.

Editors and Affiliations

  • Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg, USA

    George Harman

  • Department of Electrotechnology, Czech Technical University in Prague, Prague, Czech Republic

    Pavel Mach

Bibliographic Information

Publish with us