Skip to main content
Book cover

Low Power RF Circuit Design in Standard CMOS Technology

  • Book
  • © 2012

Overview

  • It bridges the lack of specific books for High Frequency design; much of the available literature on low frequency and digital applications do not meet the RF needs
  • The book takes a practical approach throughout
  • It gives the reader multiple perspectives covering architecture alternatives, technology features and dedicated schematic circuit techniques

Part of the book series: Lecture Notes in Electrical Engineering (LNEE, volume 104)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

Keywords

About this book

Low Power Consumption is one of the critical issues in the performance of small battery-powered handheld devices. Mobile terminals feature an ever increasing number of wireless communication alternatives including GPS, Bluetooth, GSM, 3G, WiFi or DVB-H. Considering that the total power available for each terminal is limited by the relatively slow increase in battery performance expected in the near future, the need for efficient circuits is now critical. This book presents the basic techniques available to design low power RF CMOS analogue circuits. It gives circuit designers a complete guide of alternatives to optimize power consumption and explains the application of these rules in the most common RF building blocks: LNA, mixers and PLLs. It is set out using practical examples and offers a unique perspective as it targets designers working within the standard CMOS process and all the limitations inherent in these technologies.

Authors and Affiliations

  • CEIT and TECNUN, University of Navarra, San Sebastián, Spain

    Unai Alvarado, Guillermo Bistué, Iñigo Adín

Bibliographic Information

Publish with us