Overview
- A unified mathematical theory of register-transfer logic and computer arithmetic
- Analysis of a collection of algorithms and optimization techniques commonly used in commercial implementations
- Comprehensive behavioral specifications of the elementary arithmetic instructions of a variety of industry-standard architectures
- A verification methodology combining interactive theorem proving with sequential logic equivalence checking
- Illustrated through the formal verification of a state-of-the-art commercial floating-point unit
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (19 chapters)
-
Front Matter
-
Part I
-
Front Matter
-
-
Part II
-
Front Matter
-
-
Part III
-
Front Matter
-
-
Part IV
-
Front Matter
-
-
Part V
-
Front Matter
-
Keywords
About this book
This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies.
The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.
All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.
Authors and Affiliations
About the author
Bibliographic Information
Book Title: Formal Verification of Floating-Point Hardware Design
Book Subtitle: A Mathematical Approach
Authors: David M. Russinoff
DOI: https://doi.org/10.1007/978-3-319-95513-1
Publisher: Springer Cham
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Nature Switzerland AG 2019
Softcover ISBN: 978-3-030-07048-9Published: 25 January 2019
eBook ISBN: 978-3-319-95513-1Published: 13 October 2018
Edition Number: 1
Number of Pages: XXIV, 382
Number of Illustrations: 32 b/w illustrations
Topics: Circuits and Systems, Software Engineering, Processor Architectures, Performance and Reliability