Save 40% on select Business & Management books + FREE shipping or 50% on Physics eBooks!

Formal Verification of Floating-Point Hardware Design

A Mathematical Approach

Authors: Russinoff, David M.

Free Preview
  • A unified mathematical theory of register-transfer logic and computer arithmetic
  • Analysis of a collection of algorithms and optimization techniques commonly used in commercial implementations
  • Comprehensive behavioral specifications of the elementary arithmetic instructions of a variety of industry-standard architectures
  • A verification methodology combining interactive theorem proving with sequential logic equivalence checking
  • Illustrated through the formal verification of a state-of-the-art commercial floating-point unit
see more benefits

Buy this book

eBook $79.99
price for USA in USD (gross)
  • ISBN 978-3-319-95513-1
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $99.99
price for USA in USD
  • ISBN 978-3-319-95512-4
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
About this book

This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods.  Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies.

 The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations.  Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding.  In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations.  As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions.  Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.

 All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness.  They are presented here, however, in simple conventional mathematical notation.  The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra.  It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.

 


About the authors

David M. Russinoff is Principal Engineer at Arm Holdings. He holds a bachelor's degree from the Massachusetts Institute of Technology and a doctorate from New York University, both in mathematics, and a master's in computer sciences from the University of Texas at Austin.  He has spent twenty-five years developing mathematical methods of hardware verification, with an emphasis on interactive theorem proving, and applying them in the analysis of commercial designs, especially arithmetic circuits.  

Table of contents (19 chapters)

Table of contents (19 chapters)

Buy this book

eBook $79.99
price for USA in USD (gross)
  • ISBN 978-3-319-95513-1
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover $99.99
price for USA in USD
  • ISBN 978-3-319-95512-4
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Formal Verification of Floating-Point Hardware Design
Book Subtitle
A Mathematical Approach
Authors
Copyright
2019
Publisher
Springer International Publishing
Copyright Holder
Springer Nature Switzerland AG
eBook ISBN
978-3-319-95513-1
DOI
10.1007/978-3-319-95513-1
Hardcover ISBN
978-3-319-95512-4
Edition Number
1
Number of Pages
XXIV, 382
Number of Illustrations
32 b/w illustrations
Topics