Skip to main content
SpringerLink
Log in

Low Power Design Methodologies

  • Book
  • © 1996

Overview

Editors:
  1. Jan M. Rabaey

    1. University California, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Massoud Pedram

    1. University of Southern California, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: The Springer International Series in Engineering and Computer Science (SECS, volume 336)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (11 chapters)

  1. Front Matter

    Pages i-xiii
    Download chapter PDF

  2. Introduction

    1. Introduction

      • Jan M. Rabaey, Massoud Pedram, Paul E. Landman
      Pages 1-18

  3. Technology and Circuit Design Levels

    1. Front Matter

      Pages 19-19
      Download chapter PDF

    2. Device and Technology Impact on Low Power Electronics

      • Chenming Hu
      Pages 21-35

    3. Low Power Circuit Techniques

      • Christer Svensson, Dake Liu
      Pages 37-64

    4. Energy-Recovery CMOS

      • William C. Athas
      Pages 65-100

    5. Low Power Clock Distribution

      • Joe G. Xi, Wayne W-M. Dai
      Pages 101-125

  4. Logic and Module Design Levels

    1. Front Matter

      Pages 127-127
      Download chapter PDF

    2. Logic Synthesis for Low Power

      • Massoud Pedram
      Pages 129-160

    3. Low Power Arithmetic Components

      • Thomas K. Callaway, Earl E. Swartzlander
      Pages 161-200

    4. Low Power Memory Design

      • K. Itoh
      Pages 201-251

  5. Architecture and System Design Levels

    1. Front Matter

      Pages 253-253
      Download chapter PDF

    2. Low-Power Microprocessor Design

      • Sonya Gary
      Pages 255-288

    3. Portable Video-on-Demand in Wireless Communication

      • Teresa H. Meng, Benjamin M. Gordon, Ely K. Tsern
      Pages 289-334

    4. Algorithm and Architectural Level Methodologies for Low Power

      • Renu Mehra, David B. Lidsky, Arthur Abnous, Paul E. Landman, Jan M. Rabaey
      Pages 335-362

  6. Back Matter

    Pages 363-367
    Download chapter PDF
Back to top

Keywords

About this book

Low Power Design Methodologies presents the first in-depth coverage of all the layers of the design hierarchy, ranging from the technology, circuit, logic and architectural levels, up to the system layer. The book gives insight into the mechanisms of power dissipation in digital circuits and presents state of the art approaches to power reduction. Finally, it introduces a global view of low power design methodologies and how these are being captured in the latest design automation environments.
The individual chapters are written by the leading researchers in the area, drawn from both industry and academia. Extensive references are included at the end of each chapter.
Audience: A broad introduction for anyone interested in low power design. Can also be used as a text book for an advanced graduate class. A starting point for any aspiring researcher.

Editors and Affiliations

  • University California, USA

    Jan M. Rabaey

  • University of Southern California, USA

    Massoud Pedram

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation