Skip to main content
  • Book
  • © 2019

Long-Term Reliability of Nanometer VLSI Systems

Modeling, Analysis and Optimization

  • Reviews classic Electromigration (EM) models, as well as existing EM failure models and discusses the limitations of those models
  • Introduces a dynamic EM model to address transient stress evolution, in which wires are stressed under time-varying current flows, and the EM recovery effects. Also includes new, parameterized equivalent DC current based EM models to address the recovery and transient effects
  • Presents a cross-layer approach to transistor aging modeling, analysis and mitigation, spanning multiple abstraction levels
  • Equips readers for EM-induced dynamic reliability management and energy or lifetime optimization techniques, for many-core dark silicon microprocessors, embedded systems, lower power many-core processors and datacenters

Buy it now

Buying options

eBook USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (21 chapters)

  1. Front Matter

    Pages i-xli
  2. New Physics-Based EM Analysis and System-Level Dynamic Reliability Management

    1. Front Matter

      Pages 1-1
    2. Introduction

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 3-12
    3. Physics-Based EM Modeling

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 13-45
    4. Fast EM Stress Evolution Analysis Using Krylov Subspace Method

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 47-66
    5. Fast EM Immortality Analysis for Multi-Segment Copper Interconnect Wires

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 67-96
    6. Dynamic EM Models for Transient Stress Evolution and Recovery

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 97-120
    7. Compact EM Models for Multi-Segment Interconnect Wires

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 121-151
    8. EM Assessment for Power Grid Networks

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 153-175
    9. Resource-Based EM Modeling DRM for Multi-Core Microprocessors

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 177-194
    10. DRM and Optimization for Real-Time Embedded Systems

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 195-215
    11. Learning-Based DRM and Energy Optimization for Manycore Dark Silicon Processors

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 217-245
    12. Recovery-Aware DRM for Near-Threshold Dark Silicon Processors

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 247-262
    13. Cross-Layer DRM and Optimization for Datacenter Systems

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 263-275
  3. Transistor Aging Effects and Reliability

    1. Front Matter

      Pages 277-277
    2. Introduction

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 279-304
    3. Aging-Aware Timing Analysis

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 305-321
    4. Aging-Aware Standard Cell Library Optimization Methods

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 323-342
    5. Aging Effects in Sequential Elements

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 343-356
    6. Aging Guardband Reduction Through Selective Flip-Flop Optimization

      • Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr
      Pages 357-372

About this book

This book provides readers with a detailed reference regarding two of the most important long-term reliability and aging effects on nanometer integrated systems, electromigrations (EM) for interconnect and biased temperature instability (BTI) for CMOS devices.  The authors discuss in detail recent developments in the modeling, analysis and optimization of the reliability effects from EM and BTI induced failures at the circuit, architecture and system levels of abstraction.  Readers will benefit from a focus on topics such as recently developed, physics-based EM modeling, EM modeling for multi-segment wires, new EM-aware power grid analysis, and system level EM-induced reliability optimization and management techniques.

  • Reviews classic Electromigration (EM) models, as well as existing EM failure models and discusses the limitations of those models;
  • Introduces a dynamic EM model to address transient stress evolution, in which wires are stressed under time-varying current flows, and the EM recovery effects. Also includes new, parameterized equivalent DC current based EM models to address the recovery and transient effects;
  • Presents a cross-layer approach to transistor aging modeling, analysis and mitigation, spanning multiple abstraction levels;
  • Equips readers for EM-induced dynamic reliability management and energy or lifetime optimization techniques, for many-core dark silicon microprocessors, embedded systems, lower power many-core processors and datacenters.

Authors and Affiliations

  • Department of Computer Science and Engineering, University of California, Riverside, USA

    Sheldon Tan

  • Karlsruhe Institute of Technology, Karlsruhe, Germany

    Mehdi Tahoori, Shengcheng Wang

  • Department of Electrical & Computer Engineering, University of California, Riverside, USA

    Taeyoung Kim, Zeyu Sun

  • Robert Bosch Starter Generator GmbH, Stuttgart, Germany

    Saman Kiamehr

About the authors

Sheldon Tan is a Professor in the Department of Electrical and Computer Engineering, University of California, Riverside, CA. He also is a cooperative faculty member in the   Department of Computer Science and Engineering at UCR. He  received Ph.D. degree in electrical and computer engineering from the University of Iowa, Iowa City, in 1999. His research interests include VLSI reliability modeling, optimization and management at circuit and system levels, hardware security, thermal modeling, optimization and dynamic thermal management for many-core processors, parallel computing and adiabatic and Ising computing based on GPU and multicore systems. He has published more 290 technical papers and has co-authored 6 books on those areas. Dr. Tan received NSF CAREER Award in 2004. He also received three Best Paper Awards from ASICON’17, ICCD'07, DAC’09. He also received the Honorable Mention Best Paper Award from SMACD’18.  He was a Visiting Professorof Kyoto University as a JSPS Fellow from Dec. 2017 to Jan. 2018. He is now serving as Editor in Chief for Elsevier’s Integration, the VLSI Journal, the Associate Editor for three journals: IEEE Transaction on VLSI Systems (TVLSI), ACM Transaction on Design Automation of Electronic Systems (TODAE) and Elsevier’s Microelectronics Reliability.

Mehdi Tahoori is a full professor and Chair of Dependable Nano-Computing (CDNC) at the Institute of Computer Science & Engineering (ITEC), Department of Computer Science, Karlsruhe Institute of Technology (KIT), Germany. He received his PhD and M.S. degrees in Electrical Engineering from Stanford University in 2003 and 2002, respectively, and a B.S. in Computer Engineering from Sharif University of Technology in Iran, in 2000. In 2003, he joined the Electrical and Computer Engineering Department at the Northeastern University as an assistant professor where he promoted to the rank of associate professor with tenure in 2009. From August to December 2015, he was a visiting professor at VLSI Design and Education Center (VDEC), University of Tokyo, Japan. From 2002 to 2003, he was a Research Scientist with Fujitsu Laboratories of America, Sunnyvale, CA, in the area of advanced computer-aided research, engaged in reliability issues in deep-submicrometer mixed-signal very large-scale integration (VLSI) designs. He holds several pending and granted U.S. and international patents. He has authored over 250 publications in major journals and conference proceedings on a wide range of topics, from dependable computing and emerging nanotechnologies to system biology. His current research interests include nanocomputing, reliable computing, VLSI testing, reconfigurable computing, emerging nanotechnologies, and systems biology. Prof. Tahoori was a recipient of the National Science Foundation Early Faculty Development (CAREER) Award. He has been a program committee member, organizing committee member, track and topic chair, as well as workshop, panel, and special session organizer of various conferences and symposia in the areas of VLSI design automation, testing, reliability, and emerging nanotechnologies, such as ITC, VTS, DAC, ICCAD, DATE, ETS, ICCD, ASP-DAC, GLSVLSI, and VLSI Design. He is currently an associate editor for IEEE Design and Test Magazine (D&T), coordinating editor for Springer Journal of Electronic Testing (JETTA), associate editor of VLSI Integration Journal, and associate editor of IET Computers and Digital Techniques.

He was an associate editor of ACM Journal of Emerging Technologies for Computing. He received a number of best paper nominations and awards at various conferences and journals, including ICCAD 2015 and TODAES 2017. He is the Chair of the ACM SIGDA Technical Committee on Test and Reliability.

                

Taeyoung Kim has received his B.S. degree in electronics engineering from Konkuk University,Seoul, Korea in 2005, the M.S. degree in electrical engineering from University of Virginia, Charlottesville, VA, USA in 2012, and the Ph.D. degree in computer science from University of California, Riverside, CA, USA in 2017. He is currently a senior-level software engineer at Intel Corporation, in Hillsboro, Oregon. Also, he is currently an associate editor for Integration, the VLSI Journal. 

 

Shengcheng Wang has received his B.S. degree in microelectronics from Nankai University, Tianjin, China in 2007, the M.S. degree in microelectronics from Peking University, Beijing, China in 2010, and the Ph.D. degree in computer science from Karlsruhe Institute of Technology, Karlsruhe, Germany in 2018. He is currently a research scientist at Agency for Science, Technology and Research (A*STAR) Institute of Microelectronics (IME), Singapore.

 

Zeyu Sun has received his B.S. degree in Electronic and Computer Engineering at Hong Kong University of Science and Technology (HKUST) in 2015. He is currently a Ph.D. student in the Department of Electrical and Computer Engineering at the University of California, Riverside.  

 

Bibliographic Information

  • Book Title: Long-Term Reliability of Nanometer VLSI Systems

  • Book Subtitle: Modeling, Analysis and Optimization

  • Authors: Sheldon Tan, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, Saman Kiamehr

  • DOI: https://doi.org/10.1007/978-3-030-26172-6

  • Publisher: Springer Cham

  • eBook Packages: Physics and Astronomy, Physics and Astronomy (R0)

  • Copyright Information: Springer Nature Switzerland AG 2019

  • Hardcover ISBN: 978-3-030-26171-9Published: 25 September 2019

  • Softcover ISBN: 978-3-030-26174-0Published: 25 September 2020

  • eBook ISBN: 978-3-030-26172-6Published: 12 September 2019

  • Edition Number: 1

  • Number of Pages: XLI, 460

  • Number of Illustrations: 16 b/w illustrations, 195 illustrations in colour

  • Topics: Electronic Circuits and Devices, Circuits and Systems, Processor Architectures

Buy it now

Buying options

eBook USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access