40% off Popular Science books & eBooks—Save on general interest titles now!

Advanced HDL Synthesis and SOC Prototyping

RTL Design Using Verilog

Authors: Taraate, Vaibbhav

Free Preview
  • Explains System On Chip (SOC) architecture and micro-architecture design and illustration with case studiesExplains the ASIC/SOC synthesis and performance improvement techniquesCovers practical scenarios and issues, benefiting students and professionals alikeDiscusses systems design and testing scenarios using modern Field Programmable Gate Arrays (FPGAs)

Buy this book

eBook 117,69 €
price for India (gross)
  • ISBN 978-981-10-8776-9
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover 149,99 €
price for India (gross)
  • ISBN 978-981-10-8775-2
  • Free shipping for individuals worldwide
  • Institutional customers should get in touch with their account manager
  • Covid-19 shipping restrictions
  • Usually ready to be dispatched within 3 to 5 business days, if in stock
About this book

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.

About the authors

Vaibbhav Taraate is an Entrepreneur and Mentor at “Semiconductor Training @ Rs.1”. He holds a BE (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology Bombay (IIT Bombay) in 1999. He has over 15 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog and VHDL. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

Table of contents (16 chapters)

Table of contents (16 chapters)

Buy this book

eBook 117,69 €
price for India (gross)
  • ISBN 978-981-10-8776-9
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover 149,99 €
price for India (gross)
  • ISBN 978-981-10-8775-2
  • Free shipping for individuals worldwide
  • Institutional customers should get in touch with their account manager
  • Covid-19 shipping restrictions
  • Usually ready to be dispatched within 3 to 5 business days, if in stock
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Advanced HDL Synthesis and SOC Prototyping
Book Subtitle
RTL Design Using Verilog
Authors
Copyright
2019
Publisher
Springer Singapore
Copyright Holder
Springer Nature Singapore Pte Ltd.
eBook ISBN
978-981-10-8776-9
DOI
10.1007/978-981-10-8776-9
Hardcover ISBN
978-981-10-8775-2
Edition Number
1
Number of Pages
XXI, 307
Number of Illustrations
67 b/w illustrations, 196 illustrations in colour
Topics