Skip to main content
SpringerLink
Log in
Book cover

PLD Based Design with VHDL

RTL Design, Synthesis and Implementation

  • Book
  • © 2017

Overview

Authors:
  1. Vaibbhav Taraate

    1. Pune, India

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • Presents a wealth of practical scenarios and case studies
  • Covers the synthesis and design implementation involved in using programmable ASICs
  • Includes the XILINX and ALTERA PLD architectures and applications
  • Discusses ASIC prototyping and the role of FPGAs for SOC-based design flow
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 139.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 199.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (12 chapters)

  1. Front Matter

    Pages i-xxi
    Download chapter PDF

  2. Introduction to HDL

    • Vaibbhav Taraate
    Pages 1-22

  3. Basic Logic Circuits and VHDL Description

    • Vaibbhav Taraate
    Pages 23-47

  4. VHDL and Key Important Constructs

    • Vaibbhav Taraate
    Pages 49-85

  5. Combinational Logic Design Using VHDL Constructs

    • Vaibbhav Taraate
    Pages 87-122

  6. Sequential Logic Design

    • Vaibbhav Taraate
    Pages 123-168

  7. Introduction to PLD

    • Vaibbhav Taraate
    Pages 169-209

  8. Design and Simulation Using VHDL Constructs

    • Vaibbhav Taraate
    Pages 211-234

  9. PLD-Based Design Guidelines

    • Vaibbhav Taraate
    Pages 235-272

  10. Finite-State Machines

    • Vaibbhav Taraate
    Pages 273-312

  11. Synthesis Optimization Using VHDL

    • Vaibbhav Taraate
    Pages 313-367

  12. Design Implementation Using Xilinx Vivado

    • Vaibbhav Taraate
    Pages 369-394

  13. Erratum to: PLD Based Design with VHDL

    • Vaibbhav Taraate
    Pages E1-E2

  14. Back Matter

    Pages 395-423
    Download chapter PDF
Back to top

Keywords

About this book

This book covers basic fundamentals of logic design and advanced RTL design concepts using VHDL. The book is organized to describe both simple and complex RTL design scenarios using VHDL. It gives practical information on the issues in ASIC prototyping using FPGAs, design challenges and how to overcome practical issues and concerns. It describes how to write an efficient RTL code using VHDL and how to improve the design performance. The design guidelines by using VHDL are also explained with the practical examples in this book. The book also covers the ALTERA and XILINX FPGA architecture and the design flow for the PLDs. The contents of this book will be useful to students, researchers, and professionals working in hardware design and optimization. The book can also be used as a text for graduate and professional development courses.

Authors and Affiliations

  • Pune, India

    Vaibbhav Taraate

About the author

Vaibbhav Taraate is Entrepreneur and Mentor at "Semiconductor Training @ Rs.1". He holds a BE (Electronics) degree from Shivaji University, Kolhapur in 1995 and secured a gold medal for standing first in all engineering branches. He has completed his MTech (Aerospace Control and Guidance) in 1999 from IIT Bombay. He has over 15 Years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog and VHDL. He has worked with few multinational corporations as consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high speed VLSI designs, and architecture design of complex SOCs.



Bibliographic Information

  • Book Title: PLD Based Design with VHDL

  • Book Subtitle: RTL Design, Synthesis and Implementation

  • Authors: Vaibbhav Taraate

  • DOI: https://doi.org/10.1007/978-981-10-3296-7

  • Publisher: Springer Singapore

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Nature Singapore Pte Ltd. 2017

  • Hardcover ISBN: 978-981-10-3294-3Published: 19 January 2017

  • Softcover ISBN: 978-981-10-9836-9Published: 30 April 2018

  • eBook ISBN: 978-981-10-3296-7Published: 13 January 2017

  • Edition Number: 1

  • Number of Pages: XXI, 423

  • Number of Illustrations: 246 b/w illustrations

  • Topics: Circuits and Systems, Electronics and Microelectronics, Instrumentation, Control Structures and Microprogramming

Publish with us

Policies and ethics

Back to top

Search

Navigation