Reconfigurable Computing: Architectures, Tools and Applications
6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010, Proceedings
Editors: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (Eds.)
Free Preview- Fast track conference proceedings
- State of the art paper on reconfigurable computing (RC)
- Up to date research
Buy this book
- About this book
-
Recon?gurable computing (RC) systems have generated considerable interest in the embedded and high-performance computing communities over the past two decades, with ?eld programmable gate arrays (FPGAs) as the leading techn- ogy at the helm of innovation in this discipline. Achieving orders of magnitude performance and power improvements using FPGAs over traditional microp- cessorsis not uncommon for well-suitedapplications. But even with two decades of research and technological advances, FPGA design still presents a subst- tial challenge and often necessitates hardware design expertise to exploit its true potential. Although the challenges to address the design productivity - sues are steep, the promise and the potential of the RC technology in terms of performance, power, size, and versatility continue to attract application design engineers and RC researchers alike. The International Symposium on Applied Recon?gurable Computing (ARC) aims to bring together researchers and practitioners of RC systems with an emphasis on practical applications and design methodologies of this promising technology. This year’s ARC symposium (The sixth ARC symposium) was held in Bangkok, Thailand during March 17–19, 2010, and attracted papers in three primary focus areas:RC applications, RC architectures, and RC design meth- ologies.
- Table of contents (45 chapters)
-
-
High-Performance Energy-Efficient Reconfigurable Accelerators/Co-processors for Tera-Scale Multi-core Microprocessors
Pages 1-1
-
Process Variability and Degradation: New Frontier for Reconfigurable
Pages 2-2
-
Towards Analytical Methods for FPGA Architecture Investigation
Pages 3-3
-
Generic Systolic Array for Run-Time Scalable Cores
Pages 4-16
-
Virtualization within a Parallel Array of Homogeneous Processing Units
Pages 17-28
-
Table of contents (45 chapters)
Recommended for you
Bibliographic Information
- Bibliographic Information
-
- Book Title
- Reconfigurable Computing: Architectures, Tools and Applications
- Book Subtitle
- 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010, Proceedings
- Editors
-
- Phaophak Sirisuk
- Fearghal Morgan
- Tarek El-Ghazawi
- Hideharu Amano
- Series Title
- Theoretical Computer Science and General Issues
- Series Volume
- 5992
- Copyright
- 2010
- Publisher
- Springer-Verlag Berlin Heidelberg
- Copyright Holder
- Springer-Verlag Berlin Heidelberg
- eBook ISBN
- 978-3-642-12133-3
- DOI
- 10.1007/978-3-642-12133-3
- Softcover ISBN
- 978-3-642-12132-6
- Edition Number
- 1
- Number of Pages
- XIV, 450
- Number of Illustrations
- 217 b/w illustrations
- Topics
