Lecture Notes in Computer Science

Power-Aware Computer Systems

First International Workshop, PACS 2000 Cambridge, MA, USA, November 12, 2000 Revised Papers

Editors: Falsafi, B., Vijaykumar, T.N. (Eds.)

Free Preview

Buy this book

eBook 58,84 €
price for Spain (gross)
  • ISBN 978-3-540-44572-2
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • Immediate eBook download after purchase and usable on all devices
  • Bulk discounts available
Softcover 72,79 €
price for Spain (gross)
About this book

The phenomenal increases in computer system performance in recent years have been accompanied by a commensurate increase in power and energy dissipation. The latter has directly resulted in demand for expensive packaging and cooling technology, an increase in product cost, and a decrease in product reliability in all segments of the computing market. Moreover, the higher power/energy dissipation has signi cantly reduced battery life in portable systems. While - stem designers have traditionally relied on circuit-level techniques to reduce - wer/energy, there is a growing need to address power/energy dissipation at all levels of the computer system. We are pleased to welcome you to the proceedings of the Power-Aware C- puter Systems (PACS 2000) workshop. PACS 2000 was the rst workshop in its series and its aim was to bring together experts from academia and industry to address power-/energy-awareness at all levels of computer systems. In these p- ceedings, we bring you several excellent research contributions spanning a wide spectrum of areas in power-aware systems, from application all the way to c- pilers and microarchitecture, and to power/performance estimating models and tools. We have grouped the contributions into the following speci c categories: (1) power-aware microarchitectural/circuit techniques, (2) application/compiler power optimizations, (3) exploiting opportunity for power optimization in - struction scheduling and cache memories, and (4) power/performance models and tools.

Table of contents (11 chapters)

Table of contents (11 chapters)
  • System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors

    Pages 1-12

    Gruian, Flavius

  • Ramp Up/Down Functional Unit to Reduce Step Power

    Pages 13-24

    Tang, Zhenyu (et al.)

  • An Adaptive Issue Queue for Reduced Power at High Performance

    Pages 25-39

    Buyuktosunoglu, Alper (et al.)

  • Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform

    Pages 40-50

    Marchal, P. (et al.)

  • Exploiting Content Variation and Perception in Power-Aware 3D Graphics Rendering

    Pages 51-64

    Euh, Jeongseon (et al.)

Buy this book

eBook 58,84 €
price for Spain (gross)
  • ISBN 978-3-540-44572-2
  • Digitally watermarked, DRM-free
  • Included format: PDF
  • Immediate eBook download after purchase and usable on all devices
  • Bulk discounts available
Softcover 72,79 €
price for Spain (gross)
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
Power-Aware Computer Systems
Book Subtitle
First International Workshop, PACS 2000 Cambridge, MA, USA, November 12, 2000 Revised Papers
Editors
  • B. Falsafi
  • T.N. Vijaykumar
Series Title
Lecture Notes in Computer Science
Series Volume
2008
Copyright
2001
Publisher
Springer-Verlag Berlin Heidelberg
Copyright Holder
Springer-Verlag Berlin Heidelberg
eBook ISBN
978-3-540-44572-2
DOI
10.1007/3-540-44572-2
Softcover ISBN
978-3-540-42329-4
Series ISSN
0302-9743
Edition Number
1
Number of Pages
X, 158
Topics