Self Aware Security for Real Time Task Schedules in Reconfigurable Hardware Platforms

Authors: Guha, Krishnendu, Saha, Sangeet, Chakrabarti, Amlan

Free Preview
  • Presents the importance of real-time scheduling for reconfigurable hardware-based embedded platforms and related security needs
  • Presents limitations of existing techniques and presents some new real-time scheduling techniques suitable for the embedded platform
  • Presents design of self-aware security modules which can detect and mitigate the threats at runtime
see more benefits

Buy this book

eBook 117,69 €
price for Spain (gross)
  • ISBN 978-3-030-79701-0
  • Digitally watermarked, DRM-free
  • Included format: PDF, EPUB
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover 145,59 €
price for Spain (gross)
  • ISBN 978-3-030-79700-3
  • Free shipping for individuals worldwide
  • Institutional customers should get in touch with their account manager
  • Covid-19 shipping restrictions
  • Usually ready to be dispatched within 3 to 5 business days, if in stock
  • The final prices may differ from the prices shown due to specifics of VAT rules
About this book

This book focuses on how real-time task schedules for reconfigurable hardware-based embedded platforms may be affected due to the vulnerability of hardware and proposes self-aware security strategies to counteract the various threats. The emergence of Industry 4.0 has witnessed the deployment of reconfigurable hardware or field programmable gate arrays (FPGAs) in diverse embedded applications. These are associated with the execution of several real-time tasks arranged in schedules. However, they are associated with several issues. Development of fully and partially reconfigurable task schedules are discussed that eradicates the existing problems. However, such real-time task schedules may be jeopardized due to hardware threats. Analysis of such threats is discussed and self-aware security techniques are proposed that can detect and mitigate such threats at runtime.

About the authors

Dr. Krishnendu Guha is presently an Assistant Professor (On Contract) at National Institute of Technology (NIT), Jamshedpur, India. Prior to this, he was a Visiting Scientist in Indian Statistical Institute (ISI), Kolkata, India from December 2020-February 2021. He was also an Intel India Research Fellow from December 2019- December 2020. He has completed his Ph.D. from University of Calcutta. In his Ph.D. tenure, he received the prestigious INSPIRE Fellowship Award from the Department of Science and Technology, Government of India and the Intel India Final Year Ph.D. Fellowship Award from Intel Corporations, India. He completed his MTech from University of Calcutta, where he was the recipient of the University Gold Medal for securing the First Class First Rank. His present research arena encompasses embedded security, with a flavor of artificial intelligence and nature-inspired strategies.


Dr. Sangeet Saha received his Ph.D. degree in Information Technology from the University of Calcutta, India in 2018. He received the TCS Industry Fellowship Award during his Ph.D. After submitting his Ph.D. thesis in 2017, he worked as a visiting scientist at Indian Statistical Institute (ISI) Kolkata, India. Since May 1, 2018 he is a Senior Research Officer in EPSRC National Centre for Nuclear Robotics, based in the EIS Lab, School of Computer Science and Electronic Engineering at University of Essex, UK. Primarily, his research expertise is in embedded systems, with specific interests that include real-time scheduling, scheduling for reconfigurable computers, fault-tolerance, and approximation-based real-time computing.

Prof. (Dr.) Amlan Chakrabarti is presently Professor and Director of A. K. Choudhury School of Information Technology (AKCSIT), University of Calcutta. Prior to this, he completed his post-doctoral research at Princeton University after completing his Ph.D. from the University of Calcutta in association with ISI, Kolkata. He has been associated with research projects funded by government agencies and industries related to Reconfigurable Architecture, VLSI Design, Security for Cyber-physical Systems, Internet of Things, Machine Learning, Computer Vision and Quantum Computing. He is the Series Editor of Springer Transactions on Computer Systems and Networks and Associate Editor of Elsevier Journal of Computers and Electrical Engineering. His present research interests include Reconfigurable Computing, Embedded Systems Design, VLSI Design, Quantum Computing and Computer Vision. He is a Distinguished Visitor of IEEE Computer Society and Distinguished Speaker of ACM (2017-2020).

Table of contents (7 chapters)

Table of contents (7 chapters)

Buy this book

eBook 117,69 €
price for Spain (gross)
  • ISBN 978-3-030-79701-0
  • Digitally watermarked, DRM-free
  • Included format: PDF, EPUB
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover 145,59 €
price for Spain (gross)
  • ISBN 978-3-030-79700-3
  • Free shipping for individuals worldwide
  • Institutional customers should get in touch with their account manager
  • Covid-19 shipping restrictions
  • Usually ready to be dispatched within 3 to 5 business days, if in stock
  • The final prices may differ from the prices shown due to specifics of VAT rules
Loading...

Services for this Book

Bibliographic Information

Bibliographic Information
Book Title
Self Aware Security for Real Time Task Schedules in Reconfigurable Hardware Platforms
Authors
Copyright
2021
Publisher
Springer International Publishing
Copyright Holder
The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG
eBook ISBN
978-3-030-79701-0
DOI
10.1007/978-3-030-79701-0
Hardcover ISBN
978-3-030-79700-3
Edition Number
1
Number of Pages
XVIII, 183
Number of Illustrations
12 b/w illustrations, 79 illustrations in colour
Topics