Skip to main content
  • Book
  • © 2022

Behavioral Synthesis for Hardware Security

  • Provides a single-source reference to behavioral synthesis for hardware security
  • Describes automatic synthesis techniques for algorithmic obfuscation, using code transformations
  • Includes behavioral synthesis techniques for intellectual property protection

Buy it now

Buying options

eBook USD 79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (16 chapters)

  1. Front Matter

    Pages i-xv
  2. Introduction and Background

    • Srinivas Katkoori, Sheikh Ariful Islam
    Pages 1-14
  3. Hardware IP Protection Through Obfuscation

    1. Front Matter

      Pages 15-15
    2. Behavioral Synthesis of Key-Obfuscated RTL IP

      • Sheikh Ariful Islam, Srinivas Katkoori
      Pages 17-42
    3. Source Code Obfuscation of Behavioral IPs: Challenges and Solutions

      • Nandeesh Veeranna, Benjamin Carrion Schafer
      Pages 43-56
    4. Hardware IP Protection Using Register Transfer Level Locking and Obfuscation of Control and Data Flow

      • Pranesh Santikellur, Rajat Subhra Chakraborty, Swarup Bhunia
      Pages 57-69
    5. Protecting Behavioral IPs During Design Time: Key-Based Obfuscation Techniques for HLS in the Cloud

      • Hannah Badier, Jean-Christophe Le Lann, Philippe Coussy, Guy Gogniat
      Pages 71-93
    6. Protecting Hardware IP Cores During High-Level Synthesis

      • Christian Pilato, Donatella Sciuto, Francesco Regazzoni, Siddharth Garg, Ramesh Karri
      Pages 95-115
  4. Hardware IP Protection Through Watermarking and State Encoding

    1. Front Matter

      Pages 117-117
    2. Hardware (IP) Watermarking During Behavioral Synthesis

      • Anirban Sengupta, Mahendra Rathor
      Pages 119-145
    3. Encoding of Finite-State Controllers for Graded Security and Power

      • Richa Agrawal, Ranga Vemuri
      Pages 147-175
  5. Hardware Trojan: Modeling, Localization, and Defense

    1. Front Matter

      Pages 203-203
    2. Hardware Trojan Localization: Modeling and Empirical Approach

      • Sheikh Ariful Islam, Srinivas Katkoori
      Pages 205-231
    3. Defense Against Hardware Trojan Collusion in MPSoCs

      • Chen Liu, Chengmo Yang
      Pages 233-264
  6. Side-Channel Defense via Behavioral Synthesis

    1. Front Matter

      Pages 289-289
    2. High-Level Synthesis for Minimizing Power Side-Channel Information Leakage

      • S. T. Choden Konigsmark, Wei Ren, Martin D. F. Wong, Deming Chen
      Pages 291-317

About this book

This book presents state-of-the-art research results from leading electronic design automation (EDA) researchers on automated approaches for generating cyber-secure, smart hardware. The authors first provide brief background on high-level synthesis principles and motivate the need for secure design during behavioral synthesis. Then they provide readers with synthesis techniques for six automated security solutions, namely, hardware obfuscation, hardware Trojan detection, IP watermarking, state encoding, side channel attack resistance, and information flow tracking.

  • Provides a single-source reference to behavioral synthesis for hardware security;
  • Describes automatic synthesis techniques for algorithmic obfuscation, using code transformations;
  • Includes behavioral synthesis techniques for intellectual property protection.

Editors and Affiliations

  • Department of Computer Science and Engineering, University of South Florida, Tampa, USA

    Srinivas Katkoori

  • Department of Computer Science, University of Texas Rio Grande Valley, Edinburg, USA

    Sheikh Ariful Islam

About the editors

Srinivas Katkoori is an Associate Professor of Computer Science and Engineering at the

University of South Florida, Florida, Tampa, FL, USA. His research interests include VLSI design and CAD, high-level synthesis, low power VLSI synthesis, IC reliability, evolutionary algorithms, and hardware security. He has authored over 100 peer-reviewed journal and conference papers. He holds one U.S. patent (6 963 217). He was a recipient of the 2001 NSF Career Award, the 2002–2003 USF Outstanding Faculty Research Achievement Award, the 2005 Outstanding Engineering Educator Award from the IEEE Florida Council (Region 3), the 2007–2008 USF Undergraduate Teaching Award, and the 2013 USF Jerome Krivanek Distinguished Teacher Award. Dr. Katkoori received the Ph.D. degree from the University of Cincinnati, Cincinnati, OH, USA, in 1998. Dr. Katkoori is a Senior Member of ACM and IEEE.

 

Sheikh Ariful Islam received the B.Sc. degree in Electronics and Communication Engineering from Khulna University of Engineering and Technology, Bangladesh, in 2011. He is currently pursuing Ph.D. degree in Computer Engineering at the University of South Florida, Tampa. His current research interests include the development of security and reliability aware high-level synthesis tools. To date, he has published 7 papers in peer-reviewed conferences and journals. He received best paper nomination at 2018 AsianHOST Conference held in Hong Kong. Before he joined USF, he served as lecturer in Bangladesh for two years. He has extensive teaching experience in computer architecture and system design. He completed an internship at ON Semiconductor in Fall 2018. 

Bibliographic Information

  • Book Title: Behavioral Synthesis for Hardware Security

  • Editors: Srinivas Katkoori, Sheikh Ariful Islam

  • DOI: https://doi.org/10.1007/978-3-030-78841-4

  • Publisher: Springer Cham

  • eBook Packages: Computer Science, Computer Science (R0)

  • Copyright Information: Springer Nature Switzerland AG 2022

  • Hardcover ISBN: 978-3-030-78840-7Published: 09 February 2022

  • Softcover ISBN: 978-3-030-78843-8Published: 09 February 2023

  • eBook ISBN: 978-3-030-78841-4Published: 08 February 2022

  • Edition Number: 1

  • Number of Pages: XV, 398

  • Number of Illustrations: 36 b/w illustrations, 118 illustrations in colour

  • Topics: Circuits and Systems, Cyber-physical systems, IoT, Processor Architectures

Buy it now

Buying options

eBook USD 79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access