Lecture Notes in Electrical Engineering

FPGA-BASED Hardware Accelerators

Authors: Skliarova, Iouliia, Sklyarov, Valery

Free Preview
  • The book describes design and implementations of FPGA (Field-Programmable Gate Arrays)/PSoC (Programmable Systems-on-Chip) hardware accelerators 
  • Focus is on hardware accelerators for data/information processing and combinatorial optimization
  • The presented material will be supported by numerous practical examples with demonstration of the results using recent prototyping systems from Xilinx
see more benefits

Buy this book

eBook 101,14 €
price for Spain (gross)
  • ISBN 978-3-030-20721-2
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover 124,79 €
price for Spain (gross)
  • ISBN 978-3-030-20720-5
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
  • The final prices may differ from the prices shown due to specifics of VAT rules
About this book

This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design.

Table of contents (6 chapters)

Table of contents (6 chapters)

Buy this book

eBook 101,14 €
price for Spain (gross)
  • ISBN 978-3-030-20721-2
  • Digitally watermarked, DRM-free
  • Included format: EPUB, PDF
  • ebooks can be used on all reading devices
  • Immediate eBook download after purchase
Hardcover 124,79 €
price for Spain (gross)
  • ISBN 978-3-030-20720-5
  • Free shipping for individuals worldwide
  • Usually dispatched within 3 to 5 business days.
  • The final prices may differ from the prices shown due to specifics of VAT rules
Loading...

Recommended for you

Loading...

Bibliographic Information

Bibliographic Information
Book Title
FPGA-BASED Hardware Accelerators
Authors
Series Title
Lecture Notes in Electrical Engineering
Series Volume
566
Copyright
2019
Publisher
Springer International Publishing
Copyright Holder
Springer Nature Switzerland AG
eBook ISBN
978-3-030-20721-2
DOI
10.1007/978-3-030-20721-2
Hardcover ISBN
978-3-030-20720-5
Series ISSN
1876-1100
Edition Number
1
Number of Pages
XVI, 245
Topics