Flip-Flop Design in Nanometer CMOS

This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate  and postgraduate students (already familiar with digital circuits and timing).

• Clocking in VLSI
• Digital System Clocking
• Flip-Flop Design
• Flip-Flop/Latch Design
• Layout Parasitics in VLSI
• Nanometer CMOS VLSI
• Timing Optimization for VLSI

• ECE Department, National University of Singapore (NUS), Singapore, Singapore

  Massimo Alioto

• Maxim Integrated Catania Design Center, Catania, Italy

  Elio Consoli

• University of Catania, Catania, Italy

  Gaetano Palumbo

Policies and ethics