Skip to main content

High-Speed Decoders for Polar Codes

  • Book
  • © 2017

Overview

  • Maintains a tutorial nature clearly articulating the problems met when implementing a polar decoder, and incrementally develops various novel solutions
  • A comprehensive evaluation of software implementation techniques of polar code decoders, targeting modern desktop and embedded processors and general-purpose graphical processing units (GPGPUs)
  • A comprehensive evaluation of hardware implementation algorithms and architectures targeting both field-programmable-gate arrays (FPGAs) and application-specific-integrated circuits (ASICs)
  • Both the software and hardware implementation evaluations expose the trade-offs in terms of latency, throughput and complexity
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 129.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (6 chapters)

Keywords

About this book

A new class of provably capacity achieving error-correction codes, polar codes are suitable for many problems, such as lossless and lossy source coding, problems with side information, multiple access channel, etc.

The first comprehensive book on the implementation of decoders for polar codes, the authors take a tutorial approach to explain the practical decoder implementation challenges and trade-offs in either software or hardware. They also demonstrate new trade-offs in latency, throughput, and complexity in software implementations for high-performance computing and GPGPUs, and hardware implementations using custom processing elements, full-custom application-specific integrated circuits (ASICs), and field-programmable-gate arrays (FPGAs).

Presenting a good overview of this research area and future directions, High-Speed Decoders for Polar Codes is perfect for any researcher or SDR practitioner looking into implementing efficient decoders for polar codes, as well as students and professors in a modern error correction class. As polar codes have been accepted to protect the control channel in the next-generation mobile communication standard (5G) developed by the 3GPP, the audience includes engineers who will have to implement decoders for such codes and hardware engineers designing the backbone of communication networks.

Authors and Affiliations

  • Institute of Electrical Engineering, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland

    Pascal Giard

  • Department of Electrical Engineering, École de Technologie Supérieure, Montréal, Canada

    Claude Thibeault

  • Department of Electrical and Computer Engineering, McGill University, Montréal, Canada

    Warren J. Gross

Bibliographic Information

Publish with us