Skip to main content
SpringerLink
Log in

The Cray X-MP/Model 24

A Case Study in Pipelined Architecture and Vector Processing

  • Book
  • © 1989

Overview

Authors:
  1. Kay A. Robbins
    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. Steven Robbins
    View author publications

    You can also search for this author in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 374)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

  1. Front Matter

    Download chapter PDF

  2. Overview of the Cray X-MP/Model 24

    Pages 1-3

  3. The control section

    Pages 4-10

  4. The scalar section

    Pages 11-16

  5. The address section

    Pages 17-20

  6. Vectors and vector operations

    Pages 21-43

  7. Memory access

    Pages 44-56

  8. Interprocessor communication and multitasking

    Pages 57-79

  9. Back Matter

    Download chapter PDF
Back to top

Keywords

About this book

This book examines the issues relevant to the design of vector and pipelined computer systems using the Cray X-MP/24. The purpose of the book is to help the readers arrive at a deep understanding of how vector processing systems really work. These insights will be useful to the scientist who would like to obtain maximum performance from a vector machine, to the computer science student, and to the compiler writer. The book can also be used to supplement a regular textbook in a graduate or senior level course in computer architecture. The book looks at the overall design of the Cray X-MP and then explores the operation of the machine by looking at detailed timings of various instructions and code segments. It examines such issues as instruction issues and buffering, handling of jump instructions, use of registers to hold intermediate results, memory conflicts resulting from vectorization, optimal vectorization of multiple statement loops, and synchronization problems with multi-tasking.Detailed Gantt charts are provided to guide the reader through the timing issues. 

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation