### Contents

**Front-End CMOS Circuit for Low Power Consumption** .......................... 1  
K. Dinesh Kumar and K. Ferents Koni Jiavana

**A Preliminary Study of Oscillators, Phase and Frequency Detector, and Charge Pump for Phase-Locked Loop (PLL) Applications** ............ 9  
R. Prithiviraj and J. Selvakumar

**All-Digital RF Transmitter with Highly Power-Efficient Doherty Power Amplifier** .......................................................... 19  
Deepa Pradeep and B. Ananda Venkatesan

**Adiabatic Techniques for Energy-Efficient Barrel Shifter Design** .... 27  
K. Anantharaman and A. V. M. Manikandan

**A 79 GHz CMOS LNA with Adaptive Biasing** ................................. 37  
D. Rubeena and J. Manjula

**X-band Phased-Array Transmitter in 180-nm SiGe BiCMOS Technology with Stacked Power Amplifier** ................................................. 49  
Sijo Thomas and T. Saminathan

**Short-Range Low Data Rate Pulsed UWB Transmitter** ...................... 59  
G. Sarathy and S. Praveen Kumar

**A New High-Speed Multiplier Based on Carry-Look-Ahead Adder and Compressor** ............................................................ 69  
B. Jeevan and K. Sivani

**Real-Time Automatic Peaks and Onsets Detection of Photoplethysmographic Signals** ........................................................... 79  
P. Madhan Mohan, V. Nagarajan and J. C. Vignesh

**Design of Low-Power CMOS Four-Quadrant Analog Multiplier in Nanometer Scaling** ............................................................ 91  
N. Sharath and S. Suhasini
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Designing 5T Embedded DRAM Cell for Ultra-Low-Power Low-Voltage</td>
<td>99</td>
</tr>
<tr>
<td>Applications Based on Schmitt Trigger</td>
<td></td>
</tr>
<tr>
<td>V. Snigdha Chandrika and M. Maria Dominic Savio</td>
<td></td>
</tr>
<tr>
<td>Design and Implementation of Multi-bit Self-checking Carry Select</td>
<td>109</td>
</tr>
<tr>
<td>Adder</td>
<td></td>
</tr>
<tr>
<td>Shivkumar Kavitkar and A. Anita Angeline</td>
<td></td>
</tr>
<tr>
<td>A Novel Adiabatic Logic for Low Power VLSI Circuit Design and Power</td>
<td>117</td>
</tr>
<tr>
<td>Optimization Using FinFET</td>
<td></td>
</tr>
<tr>
<td>B. P. Bhuvana and V. S. Kanchana Bhaaskaran</td>
<td></td>
</tr>
<tr>
<td>Test Signal Generation for Detecting Faults on Mil-Std 1553 Bus</td>
<td>127</td>
</tr>
<tr>
<td>Sowmya Madhavan and S. Sandya</td>
<td></td>
</tr>
<tr>
<td>Design of Ultra-Low-Voltage Energy Efficient Hybrid Full Adder</td>
<td>135</td>
</tr>
<tr>
<td>Circuit</td>
<td></td>
</tr>
<tr>
<td>M. Mahaboob Basha, K. Venkata Ramanaiah and P. Ramana Reddy</td>
<td></td>
</tr>
<tr>
<td>A Novel MTCMOS-Based On-Chip Soft-Start Circuit for Low Leakage</td>
<td>141</td>
</tr>
<tr>
<td>LED Driver with Minimum In-Rush Current</td>
<td></td>
</tr>
<tr>
<td>P. Magesh Kannan and G. Nagarajan</td>
<td></td>
</tr>
<tr>
<td>Implementation of Dual Hysteresis Mode Flip-Flop Multivibrator</td>
<td>151</td>
</tr>
<tr>
<td>Using Differential Voltage Current Conveyor</td>
<td></td>
</tr>
<tr>
<td>Amit Bhattacharyya</td>
<td></td>
</tr>
<tr>
<td>High Performance Domino Logic Circuit Design by Contention Reduction</td>
<td>161</td>
</tr>
<tr>
<td>A. Anita Angeline and V. S. Kanchana Bhaaskaran</td>
<td></td>
</tr>
<tr>
<td>Differential Power Analysis (DPA) Resistant Cryptographic S-Box</td>
<td>169</td>
</tr>
<tr>
<td>A. Prathiba, K. M. Madhu and V. S. Kanchana Bhaaskaran</td>
<td></td>
</tr>
<tr>
<td>Implementation of Radix-2 Butterfly Using Distributed Arithmetic</td>
<td>179</td>
</tr>
<tr>
<td>Algorithm (DAA)</td>
<td></td>
</tr>
<tr>
<td>Ketan Tarkas, Chetan Sharma, Oshin Mehta and P. Augusta Sophy Beulet</td>
<td></td>
</tr>
<tr>
<td>An Area Efficient Design of Warped Filters</td>
<td>189</td>
</tr>
<tr>
<td>Kruttika Golwelker, Ritu Kumari and T. Vigneswaran</td>
<td></td>
</tr>
<tr>
<td>Design of Arithmetic and Logic Unit (ALU) Using Subthreshold Adiabatic Logic for Low-Power Application</td>
<td>201</td>
</tr>
<tr>
<td>Anag Deshpande and T. Vigneswaran</td>
<td></td>
</tr>
<tr>
<td>Design of Sample and Hold for High-Speed Analog to Digital Converter</td>
<td>211</td>
</tr>
<tr>
<td>D. Patel Konarkkumar and P. Augusta Sophy Beulet</td>
<td></td>
</tr>
<tr>
<td>FPGA-Masked S-Box Implementation for AES Engine</td>
<td>223</td>
</tr>
<tr>
<td>Maneesha Jayakumar</td>
<td></td>
</tr>
<tr>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>----------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Pipelined and Parallel Architecture of Reversible Watermarking for</td>
<td>235</td>
</tr>
<tr>
<td>Greyscale Images</td>
<td></td>
</tr>
<tr>
<td>M. Murali, A. Ravi Sankar and S. M. Sakthivel</td>
<td></td>
</tr>
<tr>
<td>Design and Verification of AMBA AXI3 Protocol</td>
<td>247</td>
</tr>
<tr>
<td>Shweta Sharma and S. M. Sakthivel</td>
<td></td>
</tr>
<tr>
<td>Design of Multi-stage CMOS OTA for Low-Power and High Driving Capability</td>
<td>261</td>
</tr>
<tr>
<td>Rama Krishna Murthy Paturi and P. Manikandan</td>
<td></td>
</tr>
<tr>
<td>Author Index</td>
<td>269</td>
</tr>
</tbody>
</table>
VLSI Design: Circuits, Systems and Applications
Select Proceedings of ICNETS2, Volume V
Li, J.; Sankar, A.R.; Beulet, P.A.S. (Eds.)
2018, XIV, 270 p. 229 illus., 114 illus. in color.,
Hardcover