

Contents

1 Emerging Memory Technologies	1
1.1 Introduction	1
1.2 Non-volatile Memories	2
1.2.1 Phase Change Memory	3
1.2.2 Resistive RAM	4
1.2.3 Ferroelectric RAM	5
1.2.4 Magnetoresistive RAM	5
1.3 Spin Torque Based Memories	6
1.3.1 Spin Transfer Torque MRAM	6
1.3.2 Spin Orbit Torque MRAM	8
1.3.3 Domain Wall MRAM	9
1.4 Comparison of Emerging Memory Technologies	9
1.5 Chapter Summary	10
References	11
2 Next Generation 3-D Spin Transfer Torque Magneto-resistive Random Access Memories	13
2.1 Overview of Conventional STT MRAM: Architecture and Operation	14
2.2 Cell Size in Memories	16
2.3 Next Generation $4F^2$ STT MRAM	16
2.3.1 Proposed Architecture	17
2.3.2 Performance Parameters and Windows	18
2.3.3 Simulation Framework	19
2.4 Case Study	20
2.4.1 TCAD Analysis	20
2.4.2 TCAD Simulation Setup	21
2.4.3 Mixed-Mode Simulation Results	22
2.4.4 Impact of High- k GAA Devices	24
2.4.5 Impact of High- k GD on Delay	26

- 2.5 Proposed Fabrication Methodology. 28
- 2.6 Conclusion 30
- References. 32
- 3 Spin Orbit Torque MRAM. 35**
 - 3.1 Introduction 35
 - 3.2 SOT Device Structure. 36
 - 3.3 SOT-MRAM Bit-Cell and Array Architectures. 37
 - 3.4 SOT-MRAM Write and Read Mechanisms 38
 - 3.4.1 Concept of Simultaneous Read and Write Operations. 41
 - 3.5 Compact Modeling of the SOT-MTJ Device 43
 - 3.5.1 Magnetization Dynamics. 44
 - 3.5.2 TMR. 45
 - 3.6 Design Aspects and Performance Optimization of SOT-MRAM 46
 - 3.7 Comparative Analysis of STT-MRAM and SOT-MRAM. 47
 - References. 50
- 4 Multilevel Cell MRAMs 51**
 - 4.1 Introduction 51
 - 4.2 Issues with Single Level Cell (SLC) STT-/SOT-MRAM 52
 - 4.3 Multilevel Cell (MLC) Configurations 53
 - 4.3.1 STT Based MLC Configurations. 53
 - 4.3.2 SOT Based MLC Configurations 55
 - 4.4 Multilevel Cell (MLC) MRAM Operations 56
 - 4.4.1 MLC STT-MRAM Write and Read Operations 56
 - 4.4.2 MLC SOT-MRAM Write and Read Operation 59
 - 4.5 Modeling and Simulation of MLC MRAMs. 60
 - 4.5.1 Simulations of MLC MRAMs. 61
 - 4.6 Design Aspects and Optimization of MLC MRAMs 64
 - 4.6.1 sMLC MRAMs. 65
 - 4.6.2 pMLC MRAMs 66
 - 4.7 Conclusions 67
 - References. 69
- 5 Magnetic Domain Wall Race Track Memory 71**
 - 5.1 Introduction 71
 - 5.1.1 Limitations of Existing and Emerging Memory Technologies. 72
 - 5.2 Fundamentals of Domain-Wall Motion in Nanowire 74
 - 5.2.1 Magnetic Domains in Magnetic Nanowire 74
 - 5.2.2 Domain-Wall Motion in Nanowire 76
 - 5.2.3 Optimization of Domain Wall Motion. 78
 - 5.3 Domain Wall MRAM. 80
 - 5.3.1 DW-MRAM Write and Read Operations 80

- 5.4 Racetrack Memory 82
 - 5.4.1 Structure of Racetrack Memory. 83
 - 5.4.2 Write and Read Operations 84
- 5.5 Racetrack Memory Based Logic Implementations 86
- 5.6 Chapter Summary 87
- References. 90



<http://www.springer.com/978-981-10-2719-2>

Next Generation Spin Torque Memories

Kaushik, B.K.; Verma, S.; Kulkarni, A.A.; Prajapati, S.

2017, XVII, 92 p. 64 illus., Softcover

ISBN: 978-981-10-2719-2