## Contents

### Part 1  Architectures for Embedded Applications

Lossless Multi-Mode Interband Image Compression and Its Hardware Architecture ................................ 3  
Xiaolin Chen, Nishan Canagarajah, and Jose L. Nunez-Yanez

Efficient Memory Management for Uniform and Recursive Grid Traversal 27  
Tomasz Toczek and Stéphane Mancini

Mapping a Telecommunication Application on a Multiprocessor System-on-Chip .............................................. 53  
Daniela Genius, Etienne Faure, and Nicolas Pouillon

### Part 2  Data Acquisition and Embedded Systems

A Standard 3.5T CMOS Imager Including a Light Adaptive System for Integration Time Optimization .......................... 81  
Gilles Sicard, Estelle Labonne, and Robin Rolland

Approximate Multiplication and Division for Arithmetic Data Value Speculation in a RISC Processor .......................... 95  
Daniel R. Kelly, Braden J. Phillips, and Said Al-Sarawi

RANN: A Reconfigurable Artificial Neural Network Model for Task Scheduling on Reconfigurable System-on-Chip ......... 117  
Daniel Chillet, Sébastien Pillement, and Olivier Sentieys

A New Three-Level Strategy for Off-Line Placement of Hardware Tasks on Partially and Dynamically Reconfigurable Hardware ........................................ 145  
Ikbel Belaid, Fabrice Muller, and Maher Benjemaa

End-to-End Bitstreams Repository Hierarchy for FPGA Partially Reconfigurable Systems .................................. 171  
Jérémie Crenne, Pierre Bomel, Guy Gogniat, and Jean-Philippe Diguet
Part 3 Embedded Systems Design

SystemC Multiprocessor RTOS Model for Services Distribution on MPSoC Platforms .................................................. 197
Benoît Miramond, Emmanuel Huck, Thomas Lefebvre, and François Verdier

A List Scheduling Heuristic with New Node Priorities and Critical Child Technique for Task Scheduling with Communication Contention ........................................ 217
Pengcheng Mu, Jean-François Nezan, and Mickaël Raulet

Multiprocessor Scheduling of Dataflow Programs within the Reconfigurable Video Coding Framework .......................... 237
Jani Boutellier, Christophe Lucarz, Victor Martin Gomez, Marco Mattavelli, and Olli Silvén

A High Level Synthesis Flow Using Model Driven Engineering .................................................. 253
Sébastien Le Beux, Laurent Moss, Philippe Marquet, and Jean-Luc Dekeyser

Generation of Hardware/Software Systems Based on CAL Dataflow Description .................................................. 275
Richard Thavot, Romuald Mosqueron, Julien Dubois, and Marco Mattavelli

Index ................................................................................................................................................. 293
Algorithm-Architecture Matching for Signal and Image Processing
Best papers from Design and Architectures for Signal and Image Processing 2007 & 2008 & 2009
Gogniat, G.; Milojevic, D.; Morawiec, A.; Erdogan, A. (Eds.)
2011, XII, 296 p., Hardcover