## Table of Contents

### Invited Talk
Software Documentation and the Verification Process .......................... 1  
*David Lorge Parnas*

### Model Checking and Theorem Proving
Certifying Model Checkers .................................................. 2  
*Kedar S. Namjoshi*

Formalizing a JVML Verifier for Initialization in a Theorem Prover .... 14  
*Yves Bertot*

Automated Inductive Verification of Parameterized Protocols .......... 25  
*Abhik Roychoudhury, I.V. Ramakrishnan*

### Automata Techniques
Efficient Model Checking via Büchi Tableau Automata .................... 38  
*Girish S. Bhat, Rance Cleaveland, Alex Groce*

Fast LTL to Büchi Automata Translation ................................. 53  
*Paul Gastin, Denis Oddoux*

A Practical Approach to Coverage in Model Checking .................... 66  
*Hana Chockler, Orna Kupferman, Robert P. Kurshan, Moshe Y. Vardi*

### Verification Core Technology
A Fast Bisimulation Algorithm ............................................. 79  
*Agostino Dovier, Carla Piazza, Alberto Policriti*

Symmetry and Reduced Symmetry in Model Checking ...................... 91  
*A. Prasad Sistla, Patrice Godefroid*

Transformation-Based Verification Using Generalized Retiming ........ 104  
*Andreas Kuehlmann, Jason Baumgartner*

### BDD and Decision Procedures
Meta-BDDs: A Decomposed Representation for Layered Symbolic  
Manipulation of Boolean Functions ...................................... 118  
*Gianpiero Cabodi*
CLEVER: Divide and Conquer Combinational Logic Equivalence
VERification with False Negative Elimination .......................... 131
  John Moondanos, Carl H. Seger, Ziyad Hanna, Daher Kais

Finite Instantiations in Equivalence Logic with Uninterpreted Functions . 144
  Yoav Rodeh, Ofer Shtrichman

**Abstraction and Refinement**

Model-Checking with Formula-Dependent Abstract Models .......... 155
  Alexander Asteroth, Christel Baier, Ulrich Almann

Verifying Network Protocol Implementations by Symbolic Refinement
Checking .................................................. 169
  Rajeev Alur, Bow-Yaw Wang

Automatic Abstraction for Verification of Timed Circuits and Systems... 182
  Hao Zheng, Eric Mercer, Chris Myers

**Combinations**

Automated Verification of a Randomized Distributed Consensus Protocol
Using Cadence SMV and PRISM .................................... 194
  Marta Kwiatkowska, Gethin Norman, Roberto Segala

Analysis of Recursive State Machines ................................ 207
  Rajeev Alur, Kousha Etessami, Mihalis Yannakakis

Parameterized Verification with Automatically Computed Inductive
Assertions .................................................. 221
  Tamarah Arons, Amir Pnueli, Sitvanit Ruah, Ying Xu, Lenore Zuck

**Tool Presentations:**
  **Rewriting and Theorem-Proving Techniques**

EVC: A Validity Checker for the Logic of Equality with Uninterpreted
Functions and Memories, Exploiting Positive Equality, and Conservative
Transformations .................................................. 235
  Miroslav N. Velev, Randal E. Bryant

AGVI — Automatic Generation, Verification, and Implementation of
Security Protocols ........................................... 241
  Dawn Song, Adrian Perrig, Doantam Phan

ICS: Integrated Canonizer and Solver ................................ 246
  Jean-Christophe Filliâtre, Sam Owre, Harald Rueß, Natarajan Shankar
μCLR: A Toolset for Analysing Algebraic Specifications .................. 250
  Stefan Blom, Wan Fokkink, Jan Friso Groote, Izak van Langevelde,
  Bert Lisser, Jaco van de Pol

Truth/SLC — A Parallel Verification Platform for Concurrent Systems ... 255
  Martin Leucker, Thomas Noll

The SLAM Toolkit .............................................................. 260
  Thomas Ball, Sriram K. Rajamani

Invited Talk

Java Bytecode Verification: An Overview .................................. 265
  Xavier Leroy

Infinite State Systems

Iterating Transducers ......................................................... 286
  Dennis Dams, Yassine Lakhnech, Martin Steffen

Attacking Symbolic State Explosion ...................................... 298
  Giorgio Delzanno, Jean-François Raskin, Laurent Van Begin

A Unifying Model Checking Approach for Safety Properties of
Parameterized Systems .................................................... 311
  Monika Maidl

A BDD-Based Model Checker for Recursive Programs .................. 324
  Javier Esparza, Stefan Schwoon

Temporal Logics and Verification

Model Checking the World Wide Web ...................................... 337
  Luca de Alfaro

Distributed Symbolic Model Checking for μ-Calculus .................... 350
  Orna Grumberg, Tamir Heyman, Assaf Schuster

Tool Presentations:
  Model-Checking and Automata Techniques

The Temporal Logic Sugar .................................................... 363
  Ilan Beer, Shoham Ben-David, Cindy Eisner, Dana Fisman,
  Anna Gringauze, Yoav Rodeh

TReX: A Tool for Reachability Analysis of Complex Systems .......... 368
  Aurore Annichini, Ahmed Bouajjani, Mihaela Sighireanu
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>BooStER: Speeding Up RTL Property Checking of Digital Designs by</td>
<td>373</td>
</tr>
<tr>
<td>Word-Level Abstraction</td>
<td></td>
</tr>
<tr>
<td>Peer Johannsen</td>
<td></td>
</tr>
<tr>
<td>SDLcheck: A Model Checking Tool</td>
<td>378</td>
</tr>
<tr>
<td>Vladimir Levin, Hüsnü Yenigün</td>
<td></td>
</tr>
<tr>
<td>EASN: Integrating ASN.1 and Model Checking</td>
<td>382</td>
</tr>
<tr>
<td>Vivek K. Shanbhag, K. Gopinath, Markku Turunen, Ari Ahtiainen,</td>
<td></td>
</tr>
<tr>
<td>Matti Luukkainen</td>
<td></td>
</tr>
<tr>
<td>RTDT: A Front-End for Efficient Model Checking of Synchronous Timing</td>
<td>387</td>
</tr>
<tr>
<td>Nina Amla, E. Allen Emerson, Robert P. Kurshan, Kedar S. Namjoshi</td>
<td></td>
</tr>
<tr>
<td>TAXYS: A Tool for the Development and Verification of Real-Time</td>
<td>391</td>
</tr>
<tr>
<td>Embedded Systems</td>
<td></td>
</tr>
<tr>
<td>Etienne Closse, Michel Poize, Jacques Pulou, Joseph Sifakis,</td>
<td></td>
</tr>
<tr>
<td>Patrick Venter, Daniel Weil, Sergio Yovine</td>
<td></td>
</tr>
<tr>
<td>Microprocessor Verification, Cache Coherence</td>
<td>396</td>
</tr>
<tr>
<td>Microarchitecture Verification by Compositional Model Checking</td>
<td></td>
</tr>
<tr>
<td>Ranjit Jhala, Kenneth L. McMillan</td>
<td></td>
</tr>
<tr>
<td>Rewriting for Symbolic Execution of State Machine Models</td>
<td>411</td>
</tr>
<tr>
<td>J. Strother Moore</td>
<td></td>
</tr>
<tr>
<td>Using Timestamping and History Variables to Verify Sequential</td>
<td>423</td>
</tr>
<tr>
<td>Consistency</td>
<td></td>
</tr>
<tr>
<td>Tamarah Arons</td>
<td></td>
</tr>
<tr>
<td>SAT, BDDs, and Applications</td>
<td>436</td>
</tr>
<tr>
<td>Benefits of Bounded Model Checking at an Industrial Setting</td>
<td></td>
</tr>
<tr>
<td>Fady Copty, Limor Fix, Ranan Fraer, Enrico Giunchiglia, Gila Kamhi,</td>
<td></td>
</tr>
<tr>
<td>Armando Tacchella, Moshe Y. Vardi</td>
<td></td>
</tr>
<tr>
<td>Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers</td>
<td>454</td>
</tr>
<tr>
<td>Per Bjesse, Tim Leonard, Abdel Mokkedem</td>
<td></td>
</tr>
<tr>
<td>Towards Efficient Verification of Arithmetic Algorithms over Galois</td>
<td>465</td>
</tr>
<tr>
<td>Fields $GF(2^m)$</td>
<td></td>
</tr>
<tr>
<td>Sumio Morioka, Yasunao Katayama, Toshiyuki Yamane</td>
<td></td>
</tr>
<tr>
<td>Timed Automata</td>
<td>478</td>
</tr>
<tr>
<td>Job-Shop Scheduling Using Timed Automata</td>
<td></td>
</tr>
<tr>
<td>Yasmina Abdeddai'm, Oded Maler</td>
<td></td>
</tr>
</tbody>
</table>
As Cheap as Possible: Efficient Cost-Optimal Reachability for Priced Timed Automata ................................................................. 493
   Kim Larsen, Gerd Behrmann, Ed Brinksma, Ansgar Fehnker,
   Thomas Hune, Paul Pettersson, Judi Romijn

Binary Reachability Analysis of Pushdown Timed Automata with Dense Clocks .............................................................. 506
   Zhe Dang

Author Index ................................................................. 519
Computer Aided Verification
Berry, G.; Comon, H.; Finkel, A. (Eds.)
2001, XIII, 522 p., Softcover
ISBN: 978-3-540-42345-4