# Table of Contents

## Invited Talk

Software Documentation and the Verification Process .......... 1  
*David Lorge Parnas*

## Model Checking and Theorem Proving

Certifying Model Checkers ....................................... 2  
*Kedar S. Namjoshi*

Formalizing a JVML Verifier for Initialization in a Theorem Prover ...... 14  
*Yves Bertot*

Automated Inductive Verification of Parameterized Protocols .......... 25  
*Abhik Roychoudhury, I. V. Ramakrishnan*

## Automata Techniques

Efficient Model Checking via Büchi Tableau Automata ............... 38  
*Girish S. Bhat, Rance Cleaveland, Alex Groce*

Fast LTL to Büchi Automata Translation .......................... 53  
*Paul Gastin, Denis Oddoux*

A Practical Approach to Coverage in Model Checking ............... 66  
*Hana Chockler, Orna Kupferman, Robert P. Kurshan, Moshe Y. Vardi*

## Verification Core Technology

A Fast Bisimulation Algorithm .................................... 79  
*Agostino Dovier, Carla Piazza, Alberto Policriti*

Symmetry and Reduced Symmetry in Model Checking ............... 91  
*A. Prasad Sistla, Patrice Godefroid*

Transformation-Based Verification Using Generalized Retiming ........ 104  
*Andreas Kuehlmann, Jason Baumgartner*

## BDD and Decision Procedures

Meta-BDDs: A Decomposed Representation for Layered Symbolic  
Manipulation of Boolean Functions .............................. 118  
*Gianpiero Cabodi*
## Table of Contents

CLEVER: Divide and Conquer Combinational Logic Equivalence  
VERification with False Negative Elimination .......................... 131  
*John Moondanos, Carl H. Seger, Ziyad Hanna, Daher Kaiss*

Finite Instantiations in Equivalence Logic with Uninterpreted Functions . . 144  
*Yoav Rodeh, Ofer Shtrichman*

### Abstraction and Refinement

Model-Checking with Formula-Dependent Abstract Models .............. 155  
*Alexander Asteroth, Christel Baier, Ulrich Aßmann*

Verifying Network Protocol Implementations by Symbolic Refinement  
Checking ................................................................. 169  
*Rajeev Alur, Bow-Yaw Wang*

Automatic Abstraction for Verification of Timed Circuits and Systems.... 182  
*Hao Zheng, Eric Mercer, Chris Myers*

### Combinations

Automated Verification of a Randomized Distributed Consensus Protocol  
Using Cadence SMV and PRISM ........................................... 194  
*Marta Kwiatkowska, Gethin Norman, Roberto Segala*

Analysis of Recursive State Machines ................................. 207  
*Rajeev Alur, Kousha Etessami, Mihalis Yannakakis*

Parameterized Verification with Automatically Computed Inductive  
Assertions ................................................................. 221  
*Tamarah Arons, Amir Pnueli, Sitvanit Ruah, Ying Xu, Lenore Zuck*

### Tool Presentations:

Rewriting and Theorem-Proving Techniques

EVC: A Validity Checker for the Logic of Equality with Uninterpreted  
Functions and Memories, Exploiting Positive Equality, and Conservative  
Transformations .......................................................... 235  
*Miroslav N. Velev, Randal E. Bryant*

AGVI — Automatic Generation, Verification, and Implementation of  
Security Protocols ....................................................... 241  
*Dawn Song, Adrian Perrig, Doantam Phan*

ICS: Integrated Canonizer and Solver .................................... 246  
*Jean-Christophe Filliâtre, Sam Owre, Harald Rueß, Natarajan Shankar*
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\mu)CLR: A Toolset for Analysing Algebraic Specifications</td>
<td>250</td>
</tr>
<tr>
<td>Stefan Blom, Wan Fokkink, Jan Friso Groote, Izak van Langevelde,</td>
<td></td>
</tr>
<tr>
<td>Bert Lisser, Jaco van de Pol</td>
<td></td>
</tr>
<tr>
<td>Truth/SLC — A Parallel Verification Platform for Concurrent Systems</td>
<td>255</td>
</tr>
<tr>
<td>Martin Leucker, Thomas Noll</td>
<td></td>
</tr>
<tr>
<td>The SLAM Toolkit</td>
<td>260</td>
</tr>
<tr>
<td>Thomas Ball, Sriram K. Rajamani</td>
<td></td>
</tr>
<tr>
<td><strong>Invited Talk</strong></td>
<td></td>
</tr>
<tr>
<td>Java Bytecode Verification: An Overview</td>
<td>265</td>
</tr>
<tr>
<td>Xavier Leroy</td>
<td></td>
</tr>
<tr>
<td><strong>Infinite State Systems</strong></td>
<td></td>
</tr>
<tr>
<td>Iterating Transducers</td>
<td>286</td>
</tr>
<tr>
<td>Dennis Dams, Yassine Lakhnech, Martin Steffen</td>
<td></td>
</tr>
<tr>
<td>Attacking Symbolic State Explosion</td>
<td>298</td>
</tr>
<tr>
<td>Giorgio Delzanno, Jean-François Raskin, Laurent Van Begin</td>
<td></td>
</tr>
<tr>
<td>A Unifying Model Checking Approach for Safety Properties of Parameterized Systems</td>
<td>311</td>
</tr>
<tr>
<td>Monika Maidl</td>
<td></td>
</tr>
<tr>
<td>A BDD-Based Model Checker for Recursive Programs</td>
<td>324</td>
</tr>
<tr>
<td>Javier Esparza, Stefan Schwoon</td>
<td></td>
</tr>
<tr>
<td><strong>Temporal Logics and Verification</strong></td>
<td></td>
</tr>
<tr>
<td>Model Checking the World Wide Web</td>
<td>337</td>
</tr>
<tr>
<td>Luca de Alfaro</td>
<td></td>
</tr>
<tr>
<td>Distributed Symbolic Model Checking for (\mu)-Calculus</td>
<td>350</td>
</tr>
<tr>
<td>Orna Grumberg, Tamir Heyman, Assaf Schuster</td>
<td></td>
</tr>
<tr>
<td><strong>Tool Presentations:</strong> Model-Checking and Automata Techniques</td>
<td></td>
</tr>
<tr>
<td>The Temporal Logic Sugar</td>
<td>363</td>
</tr>
<tr>
<td>Ilan Beer, Shoham Ben-David, Cindy Eisner, Dana Fisman, Anna Gringauze, Yoav Rodeh</td>
<td></td>
</tr>
<tr>
<td>TReX: A Tool for Reachability Analysis of Complex Systems</td>
<td>368</td>
</tr>
<tr>
<td>Aurore Annichini, Ahmed Bouajjani, Mihaela Sighireanu</td>
<td></td>
</tr>
</tbody>
</table>
# Table of Contents

**BooStrER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstraction**

*Peer Johannsen*

Page 373

**SDLcheck: A Model Checking Tool**

*Vladimir Levin, Hüsnü Yenigün*

Page 378

**EASN: Integrating ASN.1 and Model Checking**

*Vivek K. Shanbhag, K. Gopinath, Markku Turunen, Ari Ahtiainen, Matti Luukkainen*

Page 382

**RTDT: A Front-End for Efficient Model Checking of Synchronous Timing Diagrams**

*Nina Amla, E. Allen Emerson, Robert P. Kurshan, Kedar S. Namjoshi*

Page 387

**TAXYS: A Tool for the Development and Verification of Real-Time Embedded Systems**

*Etienne Closse, Michel Poize, Jacques Pulou, Joseph Sifakis, Patrick Venter, Daniel Weil, Sergio Yovine*

Page 391

## Microprocessor Verification, Cache Coherence

**Microarchitecture Verification by Compositional Model Checking**

*Ranjit Jhala, Kenneth L. McMillan*

Page 396

**Rewriting for Symbolic Execution of State Machine Models**

*J. Strother Moore*

Page 411

**Using Timestamping and History Variables to Verify Sequential Consistency**

*Tamarah Arons*

Page 423

## SAT, BDDs, and Applications

**Benefits of Bounded Model Checking at an Industrial Setting**

*Fady Copty, Limor Fix, Ranan Fraer, Enrico Giunchiglia, Gila Kamhi, Armando Tacchella, Moshe Y. Vardi*

Page 436

**Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers**

*Per Bjesse, Tim Leonard, Abdel Mokkedem*

Page 454

**Towards Efficient Verification of Arithmetic Algorithms over Galois Fields $GF(2^m)$**

*Sumio Morioka, Yasunao Katayama, Toshiyuki Yamane*

Page 465

## Timed Automata

**Job-Shop Scheduling Using Timed Automata**

*Yasmina Abdeddaiûm, Oded Maler*

Page 478
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>As Cheap as Possible: Efficient Cost-Optimal Reachability for Priced Timed Automata</td>
<td>493</td>
</tr>
<tr>
<td><em>Kim Larsen, Gerd Behrmann, Ed Brinksma, Ansgar Fehnker,</em>&lt;br&gt; <em>Thomas Hune, Paul Pettersson, Judi Romijn</em></td>
<td></td>
</tr>
<tr>
<td>Binary Reachability Analysis of Pushdown Timed Automata with Dense Clocks</td>
<td>506</td>
</tr>
<tr>
<td><em>Zhe Dang</em></td>
<td></td>
</tr>
<tr>
<td><strong>Author Index</strong></td>
<td>519</td>
</tr>
</tbody>
</table>
Computer Aided Verification
Berry, G.; Comon, H.; Finkel, A. (Eds.)
2001, XIII, 522 p., Softcover
ISBN: 978-3-540-42345-4