Table of Contents

Session 1: Low-Power Processors

A Power-Efficient and Scalable Load-Store Queue Design .......................... 1
   Fernando Castro, Daniel Chaver, Luis Pinuel, Manuel Prieto,
   Michael C. Huang, and Francisco Tirado

Power Consumption Reduction Using Dynamic Control
   of Micro Processor Performance ........................................... 10
   David Rios-Arambula, Aurélien Buhrig, and Marc Renaudin

Low Power Techniques Applied to a 80C51 Microcontroller
   for High Temperature Applications .................................... 19
   Philippe Manet, David Bol, Renaud Ambroise, and Jean-Didier Legat

Dynamic Instruction Cascading on GALS Microprocessors .................... 30
   Hiroshi Sasaki, Masaaki Kondo, and Hiroshi Nakamura

Power Reduction of Superscalar Processor Functional Units
   by Resizing Adder-Width .................................................. 40
   Guadalupe Miñana, Oscar Garnica, José Ignacio Hidalgo, Juan Lanchares,
   and José Manuel Colmenar

Session 2: Code Optimization for Low-Power

A Retargetable Environment for Power-Aware Code Evaluation:
   An Approach Based on Coloured Petri Net ............................ 49
   Meuse N.O. Junior, Paulo Maciel, Ricardo Lima, Angelo Ribeiro,
   Cesar Oliveira, Adilson Arcoverde, Raimundo Barreto, Eduardo Tavares,
   and Leornado Amorin

Designing Low-Power Embedded Software for Mass-Produced Microprocessor
   by Using a Loop Table in On-Chip Memory ............................ 59
   Rodrigo Possamai Bastos, Fernanda Lima Kastensmidt, and Ricardo Reis

Energy Characterization of Garbage Collectors for Dynamic Applications
   on Embedded Systems .................................................... 69
   Jose M. Velasco, David Atienza, Katzalin Olcoz, Francky Catthoor,
   Francisco Tirado, and J.M. Mendias

Optimizing the Configuration of Dynamic Voltage Scaling Points
   in Real-Time Applications ............................................. 79
   Huizhan Yi and Xuejun Yang
Session 3: High-Level Design

Systematic Preprocessing of Data Dependent Constructs for Embedded Systems ............................................. 89
Martin Palkovic, Erik Brockmeyer, P. Vanbroekhoven, Henk Corporaal, and Francky Catthoor

Temperature Aware Datapath Scheduling ........................................... 99
Ali Manzak

Memory Hierarchy Energy Cost of a Direct Filtering Implementation of the Wavelet Transform ............................................. 107
Bert Geelen, Gauthier Lafruit, V. Ferentinos, R. Lauwereins, and Diederik Verkest

Improving the Memory Bandwidth Utilization Using Loop Transformations . . . . . . 117
Minas Dasygenis, Erik Brockmeyer, Francky Catthoor, Dimitrios Soudris, and Antonios Thanailakis

Amjad Mohsen and Richard Hofmann

Session 4: Telecommunications and Signal Processing

Design of Digital Filters for Low Power Applications Using Integer Quadratic Programming ............................................. 137
Mustafa Aktan and Günhan Duindar

A High Level Constant Coefficient Multiplier Power Model for Power Estimation on High Levels of Abstraction ............................................. 146
Arne Schulz, Andreas Schallenberg, Domenik Helms, Milan Schulte, Axel Reimer, and Wolfgang Nebel

An Energy-Tree Based Routing Algorithm in Wireless Ad-Hoc Network Environments ............................................. 156
Hyun Ho Kim, Jung Hee Kim, Yong-hyeog Kang, and Young Ik Eom

Energy-Aware System-on-Chip for 5 GHz Wireless LANs ............................................. 166
Labros Bisdounis, Spyros Blionas, Enrico Macii, Spiridon Nikolaidis, and Roberto Zafalon

Low-Power VLSI Architectures for OFDM Transmitters Based on PAPR Reduction ............................................. 177
Th. Giannopoulos and Vassilis Paliouras

Session 5: Low-Power Circuits

An Activity Monitor for Power/Performance Tuning of CMOS Digital Circuits . . . 187
Josep Rius, José Pineda, and Maurice Meijer
<table>
<thead>
<tr>
<th>Session 6: System-on-Chip Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Optimization of Reliability and Power Consumption in Systems on a Chip</td>
</tr>
<tr>
<td>Tajana Simunic, Kresimir Mihic, and Giovanni De Micheli</td>
</tr>
<tr>
<td>Performance Gains from Partitioning Embedded Applications in Processor-FPGA SoCs</td>
</tr>
<tr>
<td>Michalis D. Galanis, Gregory Dimitroulakos, and Costas E. Goutis</td>
</tr>
<tr>
<td>A Thermal Aware Floorplanning Algorithm Supporting Voltage Islands for Low Power SOC Design</td>
</tr>
<tr>
<td>Yici Cai, Bin Liu, Qiang Zhou, and Xianlong Hong</td>
</tr>
<tr>
<td>Power Supply Selective Mapping for Accurate Timing Analysis</td>
</tr>
<tr>
<td>Mariagrazia Graziano, Cristiano Forzan, and Davide Pandini</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Session 7: Busses and Interconnections</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching Sensitive Driver Circuit to Combat Dynamic Delay in On-Chip Buses</td>
</tr>
<tr>
<td>Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuwa, and Hannu Tenhunen</td>
</tr>
<tr>
<td>PSK Signalling on NoC Buses</td>
</tr>
<tr>
<td>Crescenzo D’Alessandro, Delong Shang, Alex Bystrov, and Alex Yakovlev</td>
</tr>
<tr>
<td>Exploiting Cross-Channel Correlation for Energy-Efficient LCD Bus Encoding</td>
</tr>
<tr>
<td>Ashutosh Chakraborty, Enrico Macii, and Massimo Poncino</td>
</tr>
<tr>
<td>Closed-Form Bounds for Interconnect-Aware Minimum-Delay Gate Sizing</td>
</tr>
<tr>
<td>Giorgos Dimitrakopoulos and Dimitris Nikolos</td>
</tr>
<tr>
<td>Efficient Simulation of Power/Ground Networks with Package and Vias</td>
</tr>
<tr>
<td>Jin Shi, Yici Cai, Xianlong Hong, and Shelton X.D. Tan</td>
</tr>
</tbody>
</table>
Session 8: Modeling

Output Resistance Scaling Model for Deep-Submicron CMOS Buffers for Timing Performance Optimisation ........................................ 329
  Gregorio Cappuccino, Andrea Pugliese, and Giuseppe Cocorullo

Application of Internode Model to Global Power Consumption Estimation in SCMOS Gates ................................................ 337
  Alejandro Millán Calderón, Manuel Jesús Bellido Díaz, Jorge Juan-Chico,
  Paulino Ruiz de Clavijo, David Guerrero Martos, E. Ostúa, and J. Viejo

Compact Static Power Model of Complex CMOS Gates .................. 348
  Jose L. Rosselló, Sebastià Bota, and Jaume Segura

Energy Consumption in RC Tree Circuits with Exponential Inputs:
An Analytical Model .......................................................... 355
  Massimo Alioto, Gaetano Palumbo, and Massimo Poli

Statistical Critical Path Analysis Considering Correlations .............. 364
  Yaping Zhan, Andrzej J. Strojwas, Mahesh Sharma, and David Newmark

Session 9: Design Automation

A CAD Platform for Sensor Interfaces in Low-Power Applications ........ 374
  Didier Van Reeth and Georges Gielen

An Integrated Environment for Embedded Hard Real-Time Systems Scheduling with Timing and Energy Constraints .......................... 382
  Eduardo Tavares, Raimundo Barreto, Paulo Maciel, Meuse Oliveira Jr.,
  Adilson Arcoverde, Gabriel Alves Jr., Ricardo Lima, Leonardo Barros,
  and Arthur Bessa

Efficient Post-layout Power-Delay Curve Generation ..................... 393
  Miodrag Vujkovic, David Wadkins, and Carl Sechen

Power – Performance Optimization for Custom Digital Circuits .......... 404
  Radu Zlatanovici and Borivoje Nikolić

Switching-Activity Directed Clustering Algorithm
for Low Net-Power Implementation of FPGAs ........................... 415
  Siobhán Launders, Colin Doyle, and Wesley Cooper

Session 10: Low-Power Techniques

Logic-Level Fast Current Simulation for Digital CMOS Circuits .......... 425
  Paulino Ruiz de Clavijo, Jorge Juan-Chico, Manuel Jesús Bellido Díaz,
  Alejandro Millán Calderón, David Guerrero Martos, E. Ostúa, and J. Viejo

Design of Variable Input Delay Gates for Low Dynamic Power Circuits .......... 436
  Tezaswi Raja, Vishwani D. Agrawal, and Michael Bushnell
Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications ........................................ 446
  Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, and Wolfgang Fichtner

Power Dissipation Reduction During Synthesis of Two-Level Logic Based on Probability of Input Vectors Changes ..................... 456
  Ireneusz Brzozowski and Andrzej Kos

Session 11: Memory and Register Files

Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs ........ 466
  K. Patel, L. Benini, Enrico Macii, and Massimo Poncino

Design and Implementation of a Memory Generator for Low-Energy Application-Specific Block-Enabled SRAMs ...................... 477
  Prassanna Sithambaram, Alberto Macii, and Enrico Macii

Static Noise Margin Analysis of Sub-threshold SRAM Cells in Deep Sub-micron Technology ........................................ 488
  Armin Wellig and Julien Zory

An Adaptive Technique for Reducing Leakage and Dynamic Power in Register Files and Reorder Buffers .......................... 498
  Shadi T. Khasawneh and Kanad Ghose

Parameter Variation Effects on Timing Characteristics of High Performance Clocked Registers ........................................ 508
  William R. Roberts and Dimitrios Velenis

Poster Session 1: Applications

Low-Power Aspects of Nonlinear Signal Processing .......................... 518
  Konstantina Karagianni and Vassilis Paliouras

Reducing Energy Consumption of Computer Display by Camera-Based User Monitoring ........................................ 528
  Vasily G. Moshnyaga and Eiji Morikawa

Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives ...................... 540
  Nabil Badereddine, Patrick Girard, Arnaud Virazel, Serge Pravossoudovitch, and Christian Landrault

A Design Methodology for Secured ICs Using Dynamic Current Mode Logic .... 550
  François Macé, François-Xavier Standaert, Jean-Jacques Quisquater, and Jean-Didier Legat
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Consumption Characterisation of the Texas Instruments TMS320VC5510 DSP</td>
<td>561</td>
</tr>
<tr>
<td>Miguel Casas-Sanchez, Jose Rizo-Morente, and Chris J. Bleakley</td>
<td></td>
</tr>
<tr>
<td>A Method to Design Compact DUAL-RAIL Asynchronous Primitives</td>
<td>571</td>
</tr>
<tr>
<td>Alin Razafindraibe, Michel Robert, Marc Renaudin, and Philippe Maurine</td>
<td></td>
</tr>
<tr>
<td>Enhanced GALS Techniques for Datapath Applications</td>
<td>581</td>
</tr>
<tr>
<td>Eckhard Grass, Frank Winkler, Miloš Krstić, Alexandra Julius,</td>
<td></td>
</tr>
<tr>
<td>Christian Stahl, and Maxim Piz</td>
<td></td>
</tr>
<tr>
<td>Optimizing SHA-1 Hash Function for High Throughput with a Partial Unrolling Study</td>
<td>591</td>
</tr>
<tr>
<td>H.E. Michail, A.P. Kakarountas, George N. Selimis, and Costas E. Goutis</td>
<td></td>
</tr>
</tbody>
</table>

**Poster Session 2: Digital Circuits**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area-Aware Pipeline Gating for Embedded Processors</td>
<td>601</td>
</tr>
<tr>
<td>Babak Salamat and Amirali Baniasadi</td>
<td></td>
</tr>
<tr>
<td>Fast Low-Power 64-Bit Modular Hybrid Adder</td>
<td>609</td>
</tr>
<tr>
<td>Stefania Perri, Pasquale Corsonello, and Giuseppe Cocorullo</td>
<td></td>
</tr>
<tr>
<td>Speed Indicators for Circuit Optimization</td>
<td>618</td>
</tr>
<tr>
<td>Alexandre Verle, A. Landrault, Philippe Maurine, and Nadine Azémard</td>
<td></td>
</tr>
<tr>
<td>Synthesis of Hybrid CBL/CMOS Cell</td>
<td>629</td>
</tr>
<tr>
<td>Using Multiobjective Evolutionary Algorithms</td>
<td></td>
</tr>
<tr>
<td>Francisco de Toro, Raúl Jiménez, Manuel Sánchez, and Julio Ortega</td>
<td></td>
</tr>
<tr>
<td>Power-Clock Gating in Adiabatic Logic Circuits</td>
<td>638</td>
</tr>
<tr>
<td>Philip Teichmann, Jürgen Fischer, Stephan Henzler, Ettore Amirante,</td>
<td></td>
</tr>
<tr>
<td>and Doris Schmitt-Landsiedel</td>
<td></td>
</tr>
<tr>
<td>The Design of an Asynchronous Carry-Lookahead Adder Based on Data Characteristics</td>
<td>647</td>
</tr>
<tr>
<td>Yijun Liu and Steve Furber</td>
<td></td>
</tr>
<tr>
<td>Efficient Clock Distribution Scheme for VLSI RNS-Enabled Controllers</td>
<td>657</td>
</tr>
<tr>
<td>Daniel González, Luis Parrilla, Antonio García, Encarnación Castillo,</td>
<td></td>
</tr>
<tr>
<td>and Antonio Lloris</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation Impact of the Technology Mapping Synthesis on Look-Up Table Architectures</td>
<td>666</td>
</tr>
<tr>
<td>Francisco-Javier Veredas and Jordi Carrabina</td>
<td></td>
</tr>
</tbody>
</table>

**Poster Session 3: Analog and Physical Design**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>The Optimal Wire Order for Low Power CMOS</td>
<td>674</td>
</tr>
<tr>
<td>Paul Zuber, Peter Gritzmann, Michael Ritter, and Walter Stechele</td>
<td></td>
</tr>
</tbody>
</table>
  Bécharia Nadji

Temperature Dependency in UDSM Process ............................... 693
  B. Lasbouygues, Robin Wilson, Nadine Azémard, and Philippe Maurine

Circuit Design Techniques for On-Chip Power Supply Noise Monitoring System ...................... 704
  Howard Chen and Louis Hsu

A Novel Approach to the Design of a Linearized Widely Tunable Very Low Power and Low Noise Differential Transconductor .............. 714
  Hamid Reza Sadr M.N.

A New Model for Timing Jitter Caused by Device Noise in Current-Mode Logic Frequency Dividers ........................................... 724
  Marko Aleksic, Nikola Nedovic, K. Wayne Current, and Vojin G. Oklobdzija

Special Session: Digital Hearing Aids: Challenges and Solutions for Ultra Low Power

Digital Hearing Aids: Challenges and Solutions for Ultra Low Power .............. 733
  Wolfgang Nebel, Barbel Mertsching, and Birger Kollmeier

Tutorial Hearing Aid Algorithms ............................................... 734
  Thomas Rohdenburg, Volker Hohmann, and Birger Kollmeier

Optimization of Digital Audio Processing Algorithms Suitable
for Hearing Aids ................................................................. 735
  Arne Schulz and Wolfgang Nebel

Optimization of Modules for Digital Audio Processing ...................... 737
  Thomas Eisenbach, Bärbel Mertsching, Nikolaus Voß, and Frank Schmidtmeyer

Invited Talks

Traveling the Wild Frontier of Ultra Low-Power Design ................. 747
  Jan Rabaey

DLV (Deep Low Voltage): Circuits and Devices ........................... 748
  Sung Bae Park

Wireless Sensor Networks: A New Life Paradigm ......................... 749
  Magdy Bayoumi

Cryptography: Circuits and Systems Approach ............................. 750
  O. Koufopavlou, G. Selimis, N. Sklavos, and P. Kitsos

Author Index ................................................................. 751
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Paliouras, V.; Vounckx, J.; Verkest, D. (Eds.)
2005, XVI, 756 p., Softcover
ISBN: 978-3-540-29013-1