Contents

Full Papers

A Framework for Asynchronous Circuit Modeling and Verification in ACL2 ................................................ 3
   Cuong Chau, Warren A. Hunt Jr., Marly Roncken, and Ivan Sutherland

Modeling Undefined Behaviour Semantics for Checking Equivalence Across Compiler Optimizations .................. 19
   Manjeet Dahiya and Sorav Bansal

Deferrability Analysis for JavaScript ................................................................. 35
   Johannes Kloos, Rupak Majumdar, and Frank McCabe

A Verifier of Directed Acyclic Graphs for Model Checking with Memory Consistency Models ..................... 51
   Tatsuya Abe

Trace-based Analysis of Memory Corruption Malware Attacks .............................................................. 67
   Zhixing Xu, Aarti Gupta, and Sharad Malik

Trace-Based Run-Time Analysis of Message-Passing Go Programs ......................................................... 83
   Martin Sulzmann and Kai Stadtmüller

   Dirk Beyer and Thomas Lemberger

A Supervisory Control Algorithm Based on Property-Directed Reachability .................................................. 115
   Koen Claessen, Jonatan Kilhamn, Laura Kovács, and Bengt Lennartson

SMT-based Synthesis of Safe and Robust PID Controllers for Stochastic Hybrid Systems .............................. 131
   Fedor Shmarov, Nicola Paoletti, Ezio Bartocci, Shan Lin, Scott A. Smolka, and Paolo Zuliani

A Symbolic Approach to Safety LTL Synthesis ............................................................................................. 147
   Shufang Zhu, Lucas M. Tabajara, Jianwen Li, Geguang Pu, and Moshe Y. Vardi
Hardware and Software: Verification and Testing
13th International Haifa Verification Conference, HVC
2017, Haifa, Israel, November 13-15, 2017,
Proceedings
Strichman, O.; Tzoref-Brill, R. (Eds.)
2017, XXII, 253 p. 47 illus., Softcover
ISBN: 978-3-319-70388-6