

Contents

1 State-of-the-Art Programmable Logic	1
Brad Taylor	
2 Vivado Design Tools	17
Sudipto Chakraborty	
3 IP Flows	23
Cyrus Bazeghi	
4 Gigabit Transceivers	35
Vamsi Krishna	
5 Memory Controllers	49
Karthikeyan Palanisamy	
6 Processor Options	65
Siddharth Rele	
7 Vivado IP Integrator	75
Sagar Raghunandan Gosavi	
8 SysGen for DSP	85
Arvind Sundararajan	
9 Synthesis	97
Nithin Kumar Guggilla and Chaithanya Dudha	
10 C-Based Design	111
Duncan Mackay	
11 Simulation	127
Saikat Bandopadhyay	
12 Clocking	141
John Blaine	

13 Stacked Silicon Interconnect (SSI)	153
Brian Philofsky	
14 Timing Closure	165
Srinivasan Dasasathyan	
15 Power Analysis and Optimization	177
Anup Kumar Sultania, Chun Zhang, Darshak Kumarpal Gandhi, and Fan Zhang	
16 System Monitor	189
Sanjay Kulkarni	
17 Hardware Debug	205
Brad Fross	
18 Emulation Using FPGAs	219
Paresh K. Joshi	
19 Partial Reconfiguration and Hierarchical Design	237
Amr Monawir	
References	251
Index	255



<http://www.springer.com/978-3-319-42437-8>

Designing with Xilinx® FPGAs

Using Vivado

Churiwala, S. (Ed.)

2017, X, 260 p. 141 illus., 3 illus. in color., Hardcover

ISBN: 978-3-319-42437-8