Contents

Configurable and In-Memory Accelerators

Towards Multicore Performance with Configurable Computing Units .......... 3
   Anita Tino and Kaamran Raahemifar

Design and Evaluation of a Processing-in-Memory Architecture
for the Smart Memory Cube .................................................. 19
   Erfan Azarkhish, Davide Rossi, Igor Loi, and Luca Benini

Network-on-Chip and Secure Computing Architectures

CASCADE: Congestion Aware Switchable Cycle Adaptive
Deflection Router ................................................................. 35
   Gnaneswara Rao Jonna, Vamana Murthi Thuniki, and Madhu Mutyam

An Alternating Transmission Scheme for Deflection Routing
Based Network-on-Chips ...................................................... 48
   Armin Runge and Reiner Kolla

Exzess: Hardware-Based RAM Encryption Against Physical
Memory Disclosure ................................................................. 60
   Alexander Würstlein, Michael Gernoth, Johannes Götzfried,
   and Tilo Müller

Hardware-Assisted Context Management for Accelerator Virtualization:
A Case Study with RSA ......................................................... 72
   Ying Gao and Timothy Sherwood

Cache Architectures and Protocols

Adaptive Cache Structures .................................................... 87
   Carsten Tradowsky, Enrique Cordero, Christoph Orsinger,
   Malte Vesper, and Jürgen Becker

Optimization of a Linked Cache Coherence Protocol for Scalable Manycore
Coherence ................................................................. 100
   Ricardo Fernández-Pascual, Alberto Ros, and Manuel E. Acacio
Mapping of Applications on Heterogeneous Architectures and Real-Time Tasks on Multiprocessors

Generic Algorithmic Scheme for 2D Stencil Applications on Hybrid Machines ..................................................... 115
   Stephane Vialle, Sylvain Contassot-Vivier, and Patrick Mercier

GPU-Accelerated BWA-MEM Genomic Mapping Algorithm Using Adaptive Load Balancing ........................................... 130
   Ernst Joachim Houtgast, Vlad-Mihai Sima, Koen Bertels, and Zaid Al-Ars

Task Variants with Different Scratchpad Memory Consumption in Multi-Task Environments ........................................ 143
   Martin Böhnert and Christoph Scholl

Feedback-Based Admission Control for Hard Real-Time Task Allocation Under Dynamic Workload on Many-Core Systems ......................... 157
   Piotr Dziurzanski, Amit Kumar Singh, and Leandro Soares Indrusiak

All About Time: Timing, Tracing, and Performance Modeling

Data Age Diminution in the Logical Execution Time Model. ............... 173
   Christian Bradatsch, Florian Kluge, and Theo Ungerer

Accurate Sample Time Reconstruction for Sensor Data Synchronization ........ 185
   Sebastian Stieber, Rainer Dorsch, and Christian Haubelt

DiaSys: On-Chip Trace Analysis for Multi-processor System-on-Chip ........ 197
   Philipp Wagner, Thomas Wild, and Andreas Herkersdorf

Analysis of Intel’s Haswell Microarchitecture Using the ECM Model and Microbenchmarks ........................................ 210
   Johannes Hofmann, Dietmar Fey, Jan Eitzinger, Georg Hager, and Gerhard Wellein

Measurement-Based Probabilistic Timing Analysis for Graphics Processor Units ............................................................. 223
   Kostiantyn Berezovskyi, Fabrice Guet, Luca Santinelli, Konstantinos Bletsas, and Eduardo Tovar

Approximate and Energy-Efficient Computing

Reducing Energy Consumption of Data Transfers Using Runtime Data Type Conversion ......................................................... 239
   Michael Bromberger, Vincent Heuveline, and Wolfgang Karl
Balancing High-Performance Parallelization and Accuracy in Canny Edge Detector

Valery Kritchallo, Billy Braithwaite, Erik Vermij, Koen Bertels, and Zaid Al-Ars

Analysis and Exploitation of CTU-Level Parallelism in the HEVC Mode Decision Process Using Actor-Based Modeling

Rafael Rosales, Christian Herglotz, Michael Glaß, André Kaup, and Jürgen Teich

Low-Cost Hardware Infrastructure for Runtime Thread Level Energy Accounting

Marius Marcu, Oana Boncalo, Madalin Ghenea, Alexandru Amarici, Jan Weinstock, Rainer Leupers, Zheng Wang, Giorgis Georgakoudis, Dimitrios S. Nikolopoulos, Cosmin Cernazanu-Glavan, Lucian Bara, and Marian Ionescu

Allocation: From Memories to FPGA Hardware Modules

Reducing NoC and Memory Contention for Manycores

Vishwanathan Chandru and Frank Mueller

An Efficient Data Structure for Dynamic Two-Dimensional Reconfiguration

Sándor P. Fekete, Jan-Marc Reinhardt, and Christian Scheffer

Organic Computing Systems

Runtime Clustering of Similarly Behaving Agents in Open Organic Computing Systems

Jan Kantert, Richard Scharrer, Sven Tomforde, Sarah Edenhofer, and Christian Müller-Schloer

Comparison of Dependency Measures for the Detection of Mutual Influences in Organic Computing Systems

Stefan Rudolph, Rainer Hihn, Sven Tomforde, and Jörg Hähner

Augmenting the Algorithmic Structure of XCS by Means of Interpolation

Anthony Stein, Dominik Rauh, Sven Tomforde, and Jörg Hähner

Reliability Aspects in NoCs, Caches, and GPUs

Estimation of End-to-End Packet Error Rates for NoC Multicasts

Michael Vonbun, Thomas Wild, and Andreas Herkersdorf
29th International Conference, Nuremberg, Germany,
April 4-7, 2016, Proceedings
Hannig, F.; Cardoso, J.M.P.; Pionteck, T.; Fey, D.;
Schröder-Preikschat, W.; Teich, J. (Eds.)
2016, XX, 402 p. 164 illus., Softcover
ISBN: 978-3-319-30694-0