# Contents

1 **Introduction** .................................................. 1
  1.1 How Will This Book Help You? .......................... 4
  1.2 SystemVerilog Assertions and Functional Coverage  
    Under IEEE 1800 SystemVerilog Umbrella .................. 5
  1.3 SystemVerilog Assertions Evolution .................. 7

2 **System Verilog Assertions** ................................ 9
  2.1 What is an Assertion? .................................. 9
  2.2 Why Assertions? What are the Advantages? .......... 10
    2.2.1 Assertions Shorten Time to Develop .............. 10
    2.2.2 Assertions Improve Observability ............... 11
    2.2.3 Assertions Provide Temporal Domain  
      Functional Coverage .................................. 12
  2.3 How do Assertions Work with an Emulator? .......... 16
  2.4 Assertions in Static Formal .......................... 18
  2.5 One Time Effort, Many Benefits .................... 19
  2.6 Assertions Whining .................................. 20
    2.6.1 Who Will Add Assertions? War Within! .......... 21
  2.7 A Simple PCI Read Example: Creating an Assertions  
      Test Plan ............................................ 22
  2.8 What Type of Assertions Should I Add? .......... 24
  2.9 Protocol for Adding Assertions ........................ 25
  2.10 How do I Know I have Enough Assertions? .......... 25
  2.11 Use Assertions for Specification and Review .......... 26
  2.12 Assertion Types .................................. 27
  2.13 Conventions Used in the Book ..................... 28

3 **Immediate Assertions** ........................................ 29

4 **Concurrent Assertions: Basics (Sequence, Property, Assert)** .. 33
  4.1 Implication Operator, Antecedent and Consequent .... 37
  4.2 Clocking Basics ........................................ 39
9 Local Variables ........................................... 143
  9.1 Application: Local Variables ......................... 152

10 Recursive Property ....................................... 153
  10.1 Application: Recursive Property .................... 154

11 Detecting and Using Endpoint of a Sequence .......... 159
  11.1 .ended .................................................. 159
  11.2 .matched ............................................. 163
    11.2.1 Application: .matched ............................ 166

12 ‘expect’ .................................................. 167

13 ‘assume’ and Formal (Static Functional) Verification .. 169

14 Other Important Topics ................................. 171
  14.1 Asynchronous FIFO Assertions ........................ 171
    14.1.1 FIFO Design ....................................... 171
    14.1.2 FIFO Test-Bench and Assertions .................. 174
    14.1.3 Test the Test-Bench ................................ 180
  14.2 Embedding Concurrent Assertions in Procedural Code .. 183
  14.3 Calling Subroutines ................................... 186
  14.4 Sequence as a Formal Argument ...................... 189
  14.5 Sequence as an Antecedent ........................... 189
  14.6 Sequence in Sensitivity List ........................ 191
  14.7 Building a Counter .................................... 192
  14.8 Clock Delay: What if You Want Variable Clock Delay? 193
  14.9 What if the ‘action block’ is Blocking? ............... 195
  14.10 Interesting Observation with Multiple Implications in a Property. Be Very Careful ... 198
  14.11 Subsequence in a Sequence .......................... 199
  14.12 Cyclic Dependency .................................... 200
  14.13 Refinement on a Theme ............................... 201
  14.14 Simulation Performance Efficiency .................... 201
  14.15 It’s a Vacuous World! Huh? .......................... 202
    14.15.1 Concurrent Assertion–Without-an Implication ...... 202
    14.15.2 Concurrent Assertion–with-an Implication .......... 203
    14.15.3 Vacuous Pass. What? .............................. 205
    14.15.4 Concurrent Assertion–with ‘cover’ ................ 205
  14.16 Empty Sequence ....................................... 206

15 Asynchronous Assertions !!! ............................. 211
16 IEEE-1800-2009 Features

16.1 Strong and Weak Sequences .............................. 215
16.2 Deferred Assertions ........................................ 216
16.3 $changed .................................................. 217
16.4 $sampled .................................................... 218
16.5 $past_gclk, $rose_gclk, $fell_gclk, $stable_gclk,
    $changed_gclk, $future_gclk, $rising_gclk,
    $falling_gclk, $steady_gclk, $changing_gclk .......... 219
16.6 ‘triggered’ ................................................. 221
16.7 ‘followed by’ Property # # and # = # ................. 222
16.8 ‘always’ and ‘s_always’ Property ......................... 222
16.9 ‘eventually’, ‘s_eventually’ ............................... 224
16.10 until, s_until, until_with and s_until_with Properties .. 225
16.11 nexttime and s_nexttime .................................. 227
16.12 Case Statement ............................................ 229
16.13 $inferred_clock and $inferred_disable .................. 230
16.14 Let Declarations .......................................... 230
    16.14.1 Let: Local Scope ..................................... 231
    16.14.2 Let: with Parameters ................................. 233
    16.14.3 Let: In Immediate and Concurrent Assertions .... 234
16.15 ‘restrict’ for Formal Verification ......................... 236
16.16 Abort Properties: reject_on, accept_on,
    sync_reject_on, sync_accept_on ........................... 237
16.17 $assertpassoff, $assertpasson, $assertfailoff,
    $assertfailon, $assertnonvacuouson, $assertvacuousoff ...... 240
16.18 Checkers .................................................. 241
    16.18.1 Nested Checkers ..................................... 246
    16.18.2 Checkers: Illegal Conditions ......................... 247
    16.18.3 Checkers: Important Points .......................... 250
    16.18.4 Checker: Instantiation Rules ......................... 251

17 SystemVerilog Assertions LABs .......................... 255
17.1 LAB1: Assertions with/without Implication ............. 255
    17.1.1 LAB1: ‘bind’ DUT Model and Test-Bench ............ 255
    17.1.2 LAB1: Questions .................................... 258
17.2 LAB 2: Overlap and Non-Overlap Operators ............. 261
    17.2.1 LAB2 DUT Model and Test-Bench ..................... 261
    17.2.2 LAB2: Questions .................................. 263
17.3 LAB3: FIFO Assertions .................................... 265
    17.3.1 LAB3: DUT Model and Test-Bench .................... 265
    17.3.2 LAB3: Questions ................................... 270
17.4 LAB4: Counter .............................................. 276
    17.4.1 LAB4: Questions .................................. 279
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>17.5</td>
<td>LAB5: Data Transfer Protocol</td>
<td>283</td>
</tr>
<tr>
<td>17.5.1</td>
<td>LAB5: Questions</td>
<td>286</td>
</tr>
<tr>
<td>17.6</td>
<td>LAB6: PCI Read Protocol</td>
<td>289</td>
</tr>
<tr>
<td>17.6.1</td>
<td>LAB6: Questions</td>
<td>292</td>
</tr>
<tr>
<td>18</td>
<td>System Verilog Assertions: LAB Answers</td>
<td>295</td>
</tr>
<tr>
<td>18.1</td>
<td>LAB1: Answers: ‘Bind’ and Implication Operators</td>
<td>295</td>
</tr>
<tr>
<td>18.2</td>
<td>LAB2: Answers: Overlap and Non-Overlap Operators</td>
<td>300</td>
</tr>
<tr>
<td>18.3</td>
<td>LAB3: Answers: FIFO</td>
<td>304</td>
</tr>
<tr>
<td>18.4</td>
<td>LAB4: Answers: Counter</td>
<td>306</td>
</tr>
<tr>
<td>18.5</td>
<td>LAB5: Answers: Data Transfer Protocol</td>
<td>308</td>
</tr>
<tr>
<td>18.6</td>
<td>LAB6: Answers</td>
<td>310</td>
</tr>
<tr>
<td>19</td>
<td>Functional Coverage</td>
<td>313</td>
</tr>
<tr>
<td>19.1</td>
<td>Difference Between Code Coverage and Functional Coverage</td>
<td>313</td>
</tr>
<tr>
<td>19.2</td>
<td>Assertion Based Verification and Functional Coverage Based Methodology</td>
<td>314</td>
</tr>
<tr>
<td>19.2.1</td>
<td>Follow the Bugs !!</td>
<td>318</td>
</tr>
<tr>
<td>20</td>
<td>Functional Coverage: Language Features</td>
<td>319</td>
</tr>
<tr>
<td>20.1</td>
<td>Covergroup/Coverpoint</td>
<td>319</td>
</tr>
<tr>
<td>20.2</td>
<td>SystemVerilog ‘covergroup’: Basics</td>
<td>320</td>
</tr>
<tr>
<td>20.3</td>
<td>SystemVerilog coverpoint Basics</td>
<td>321</td>
</tr>
<tr>
<td>20.3.1</td>
<td>Covergroup/Coverpoint Example</td>
<td>322</td>
</tr>
<tr>
<td>20.4</td>
<td>SystemVerilog ‘bins’: Basics</td>
<td>323</td>
</tr>
<tr>
<td>20.4.1</td>
<td>Covergroup/Coverpoint with bins: Example</td>
<td>325</td>
</tr>
<tr>
<td>20.4.2</td>
<td>SystemVerilog ‘covergroup’: Formal and Actual Arguments</td>
<td>325</td>
</tr>
<tr>
<td>20.4.3</td>
<td>‘covergroup’ in a ‘class’</td>
<td>326</td>
</tr>
<tr>
<td>20.5</td>
<td>‘cross’ Coverage</td>
<td>328</td>
</tr>
<tr>
<td>20.6</td>
<td>More ‘bins’</td>
<td>332</td>
</tr>
<tr>
<td>20.6.1</td>
<td>‘bins’ for Transition Coverage</td>
<td>332</td>
</tr>
<tr>
<td>20.6.2</td>
<td>‘wildcard’ ‘bins’</td>
<td>336</td>
</tr>
<tr>
<td>20.6.3</td>
<td>‘ignore_bins’</td>
<td>337</td>
</tr>
<tr>
<td>20.6.4</td>
<td>‘illegal_bins’</td>
<td>337</td>
</tr>
<tr>
<td>20.6.5</td>
<td>‘binsof’ and ‘intersect’</td>
<td>338</td>
</tr>
<tr>
<td>21</td>
<td>Performance Implications of Coverage Methodology</td>
<td>341</td>
</tr>
<tr>
<td>21.1</td>
<td>Know what you Should Cover</td>
<td>341</td>
</tr>
<tr>
<td>21.2</td>
<td>Know when you Should Cover</td>
<td>341</td>
</tr>
<tr>
<td>21.3</td>
<td>When to ‘Cover’ (Performance Implication)</td>
<td>342</td>
</tr>
<tr>
<td>21.4</td>
<td>Application: Have you Transmitted All Different Lengths of a Frame?</td>
<td>343</td>
</tr>
</tbody>
</table>
22 Coverage Options (Reference Material) .......................... 345
   22.1 Coverage Options: Instance Specific—Example ............ 347
   22.2 Coverage Options: Instance Specific Per-Syntactic Level ... 348
   22.3 Coverage Options for ‘Covergroup’ Type: Example ...... 350

Index ........................................................................... 353
SystemVerilog Assertions and Functional Coverage
Guide to Language, Methodology and Applications
Mehta, A.B.
2014, XXXIII, 356 p., Hardcover
ISBN: 978-1-4614-7323-7