

Contents

1	Introduction	1
1.1	Frequency and Its Accuracy Measures	1
1.2	Challenge of Integrating Frequency References	4
1.3	Frequency Generation Based on the Thermal Properties of Silicon	6
1.4	Motivation	9
1.5	Challenges	10
1.6	Organization of the Book	11
	References	12
2	Silicon-Based Frequency References	15
2.1	Introduction	15
2.2	Silicon MEMS Based Oscillators	17
2.3	LC Oscillators	20
2.4	RC Harmonic Oscillators	23
2.5	RC Relaxation Oscillators	25
2.6	Ring Oscillators	30
2.6.1	Open-Loop Compensation	31
2.6.2	Closed-Loop Compensation	32
2.7	Mobility-Based Frequency References	36
2.8	Comparison	38
2.9	Conclusions	40
	References	41
3	Frequency References Based on the Thermal Properties of Silicon	45
3.1	Introduction	45
3.2	Thermal Properties of Silicon	46
3.3	Electrothermal Filters in CMOS	51

3.4	ETF Design	54
3.4.1	General Heater Considerations	55
3.4.2	General Thermopile Considerations	55
3.4.3	Design of a Bar ETF	58
3.4.4	Design of an Optimized ETF	58
3.5	Modeling for Time-Domain Analysis	60
3.6	Thermal Oscillators	61
3.7	Electrothermal Frequency-Locked Loops	64
3.8	Electrothermal FLL as Foundation for Frequency References	69
3.9	Dynamics of an Electrothermal FLL	70
3.10	FLL Behavioral Simulations	75
3.11	The Effect of Noise on an FLL's Jitter	78
3.11.1	ETF Noise	78
3.11.2	Implications for FLL Design	80
3.11.3	VCO Noise	82
3.12	Challenges Associated with the Previous FLL's	83
3.13	Conclusions	84
	References	85
4	A Digitally-Assisted Electrothermal Frequency-Locked Loop in Standard CMOS	87
4.1	Introduction	87
4.2	Proposing a Digitally-Assisted FLL	89
4.2.1	Operating Principle	89
4.2.2	DAFLL System-Level Specifications	90
4.2.3	DAFLL Realization Phases	91
4.3	First Test Chip	92
4.3.1	P Δ S Σ M System-Level Architecture	92
4.3.2	P Δ S Σ M Circuit Design	98
4.3.3	First Chip Experimental Results	107
4.3.4	Conclusions from the First Test Chip	110
4.4	Second Test Chip	111
4.4.1	DCO System-Level Architecture	112
4.4.2	Complete DAFLL System-Level Simulations	112
4.4.3	DCO Circuit Design	115
4.4.4	Experimental Results with the Second Test Chip	118
4.5	Measuring the Effective Thermal-Diffusivity of CMOS Chips Using a DAFLL	120
4.5.1	The Essence of Measuring D_{eff}	121
4.5.2	Thermal Diffusivity Measurement Using CMOS ETFs	122

4.5.3	An Electrothermal FLL as a Test Vehicle in Measuring D_{eff}	123
4.5.4	Experimental Results	123
4.6	Conclusions	124
	References	126
5	An Electrothermal Frequency Reference in Standard $0.7 \mu\text{m}$ CMOS	129
5.1	Introduction	129
5.2	Temperature Compensation of Electrothermal Frequency-Locked Loops	130
5.3	Realization of an Electrothermal Frequency Reference in a $0.7 \mu\text{m}$ CMOS Process	134
5.3.1	System-Level Design of the Reference	134
5.3.2	The Band-Gap Temperature Sensor Design	137
5.3.3	Experimental Results	145
5.4	Conclusions	149
	References	150
6	A Scaled Electrothermal Frequency Reference in Standard $0.16 \mu\text{m}$ CMOS	153
6.1	Introduction	153
6.2	Scaling Strategy	154
6.3	System-Level Design	159
6.4	Error Sources	160
6.5	Circuit Realizations	161
6.5.1	ETF and $\text{PD}\Delta\Sigma\text{M}$	161
6.5.2	DCO	169
6.5.3	Temperature Sensor	171
6.5.4	Heater Drive Circuitry	176
6.6	Experimental Results	178
6.7	Conclusions	184
	References	184
7	Conclusions and Outlook	187
7.1	Main Findings	187
7.2	Future Work	188
	References	189
Appendix	191
Summary	205
About the Authors	209
Index	211



<http://www.springer.com/978-1-4614-6472-3>

Electrothermal Frequency References in Standard
CMOS

Kashmiri, S.M.; Makinwa, K.A.A.

2013, IX, 214 p., Hardcover

ISBN: 978-1-4614-6472-3