Contents

1 Formal Hardware/Software Co-verification of Application Specific Instruction Set Processors ........................................... 1 Sacha Loitz, Markus Wedler, Dominik Stoffel, Christian Brehm, Wolfgang Kunz, and Norbert Wehn

2 Evaluating Debugging Algorithms from a Qualitative Perspective ... 21 Alexander Finder and Görschwin Fey

3 Mapping of Concurrent Object-Oriented Models to Extended Real-Time Task Networks ............................................. 37 Matthias Büker, Kim Grüttner, Philipp A. Hartmann, and Ingo Stierand

4 SystemC-A Modelling of Mixed-Technology Systems with Distributed Behaviour ..................................................... 55 Chenxu Zhao and Tom J. Kaźmierski

5 A Framework for Interactive Refinement of Mixed HW/SW/Analog Systems ........................................................... 71 Tobias Kirchner, Nico Bannow, Christian Kerstan, and Christoph Grimm

6 Bottom-up Verification for CMOS Photonic Linear Heterogeneous System .............................................................. 91 Bo Wang, Ian O’Connor, Emmanuel Drouard, and Lioua Labrak

7 Towards Abstract Analysis Techniques for Range Based System Simulations ............................................................... 105 Florian Schupfer, Michael Kärgel, Christoph Grimm, Markus Olbrich, and Erich Barke
8 Modeling Time-Triggered Architecture Based Real-Time Systems Using SystemC .................................................... 123
Jon Perez, Carlos Fernando Nicolas, Roman Obermaisser, and Christian El Salloum

9 Towards the Development of a Set of Transaction Level Models A Feature-Oriented Approach ................................ 143
Ye Jun, Tan Qingping, and Li Tun

10 Rapid Prototyping of Complex HW/SW Systems using a Timing and Power Aware ESL Framework ......................... 157
Kim Grütter, Kai Hylla, Sven Rosinger, and Wolfgang Nebel

11 Towards Accurate Source-Level Annotation of Low-Level Properties Obtained from Optimized Binary Code ............... 175
Stefan Stattelmann, Alexander Viehl, Oliver Bringmann, and Wolfgang Rosenstiel

12 Architecture Specifications in CαaSH .............................................. 191
Jan Kuper, Christiaan Baaij, Matthijs Kooijman, and Marco Gerards

13 SyReC: A Programming Language for Synthesis of Reversible Circuits .............................................................. 207
Robert Wille, Sebastian Offermann, and Rolf Drechsler

14 Logical Time @ Work: Capturing Data Dependencies and Platform Constraints ...................................................... 223
Calin Glitia, Julien DeAntoni, and Frédéric Mallet

15 Formal Support for Untimed MARTE-SystemC Interoperability .... 239
Pablo Peñil, Fernando Herrera, and Eugenio Villar