# Table of Contents

The Authors xi

Dedications xiii

Preface xv

Introduction xix

Contributing Authors in Order of Appearance xxiii

## PART I ANALYZING AND DRIVING VERIFICATION:
### AN EXECUTIVE’S GUIDE 1

Chapter 1 The Verification Crisis 3

Chapter 2 Automated Metric-Driven Processes 13

- Introduction 13
- The Process Model 15
- The Automated Metric-Driven Process Model 16
- Project Management Using Metric-Driven Data 28
- What Are Metrics For? 29
- Tactical and Strategic Metrics 29
- Summary 30

Chapter 3 Roles in a Verification Project 31

- Introduction 31
- The Executive 31
- Marketing 33
- Design Manager 34
- Verification Manager 34
- Verification Architect/Methodologist 35
- Design/System Architect 36
- Verification Engineer 37
- Design Engineer 38
- Regressions Coordinator 39
- Debug Coordinator 39
- Summary 40

Chapter 4 Overview of a Verification Project 41

- Introduction 41
- Summary 49
<table>
<thead>
<tr>
<th>Chapter 5 Verification Technologies</th>
<th>51</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>51</td>
</tr>
<tr>
<td>Metric-Driven Process Automation</td>
<td>52</td>
</tr>
<tr>
<td>Tools</td>
<td></td>
</tr>
<tr>
<td>Modeling and Architectural</td>
<td>58</td>
</tr>
<tr>
<td>Exploration</td>
<td></td>
</tr>
<tr>
<td>Assertion-Based Verification</td>
<td>63</td>
</tr>
<tr>
<td>Simulation-Based Verification</td>
<td>70</td>
</tr>
<tr>
<td>Mixed-Signal Verification</td>
<td>73</td>
</tr>
<tr>
<td>Acceleration/Emulation-Based</td>
<td>75</td>
</tr>
<tr>
<td>Verification</td>
<td></td>
</tr>
<tr>
<td>Summary</td>
<td>78</td>
</tr>
</tbody>
</table>

**PART II MANAGING THE VERIFICATION PROCESS**  

<table>
<thead>
<tr>
<th>Chapter 6 Verification Planning</th>
<th>81</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>81</td>
</tr>
<tr>
<td>Chapter Overview</td>
<td>83</td>
</tr>
<tr>
<td>Verification Planning</td>
<td>86</td>
</tr>
<tr>
<td>Summary</td>
<td>105</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 7 Capturing Metrics</th>
<th>107</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>107</td>
</tr>
<tr>
<td>The Universal Metrics Methodology</td>
<td>109</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 8 Regression Management</th>
<th>113</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>113</td>
</tr>
<tr>
<td>Early Regression Management</td>
<td>114</td>
</tr>
<tr>
<td>Tasks</td>
<td></td>
</tr>
<tr>
<td>Regression Management</td>
<td>114</td>
</tr>
<tr>
<td>Linking the Regression and</td>
<td>115</td>
</tr>
<tr>
<td>Revision Management Systems</td>
<td></td>
</tr>
<tr>
<td>Bring-Up Regressions</td>
<td>116</td>
</tr>
<tr>
<td>Integration Regressions</td>
<td>119</td>
</tr>
<tr>
<td>Design Quality Regressions</td>
<td>121</td>
</tr>
<tr>
<td>Managing Regression Resources</td>
<td></td>
</tr>
<tr>
<td>and Engineering</td>
<td></td>
</tr>
<tr>
<td>Effectiveness</td>
<td>122</td>
</tr>
<tr>
<td>Regression-Centric Metrics</td>
<td>123</td>
</tr>
<tr>
<td>How Many Metrics Are Too Many?</td>
<td>125</td>
</tr>
<tr>
<td>Summary</td>
<td>127</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 9 Revision Control and Change Integration</th>
<th>129</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>129</td>
</tr>
<tr>
<td>The Benefits of Revision Control</td>
<td>131</td>
</tr>
<tr>
<td>Metric-Driven Revision Control</td>
<td>132</td>
</tr>
<tr>
<td>Summary</td>
<td>139</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 10 Debug</th>
<th>141</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>141</td>
</tr>
</tbody>
</table>
# Table of Contents

Debug Metrics 144  
Summary 153

## PART III EXECUTING THE VERIFICATION PROCESS 155

### Chapter 11 Coverage Metrics 157  
Introduction 157

### Chapter 12 Modeling and Architectural Verification 163  
Introduction 163  
How to Plan 164  
Tracking to Closure 165  
Reusing Architectural Verification Environments 165  
Summary 166

### Chapter 13 Assertion-Based Verification 167  
Introduction 167  
How to Plan 170  
Tracking to Closure 175  
Opportunities for Reuse 177  
Summary 179

### Chapter 14 Dynamic Simulation-Based Verification 181  
Introduction 181  
How to Plan 183  
Taxonomy of Simulation-Based Verification 187  
Tracking to Closure 191  
Summary 196

### Chapter 15 System Verification 197  
Introduction 197  
Coverification Defined 199  
Advancing SoC Verification 201  
List of Challenges 202  
ARM926 PrimeXsys Platform Design 205  
Closing the Gap 207  
DMA Diagnostic Program 208  
Connecting the DMA Diagnostic to the Verification Environment 212  
Connecting the Main() Function in C 215  
Writing Stubs 216  
Creating Sequences and Coverage 217  
Conclusion 219  
References 220
# Table of Contents

## Chapter 16 Mixed Analog and Digital Verification

- Abstract
- Introduction
- Traditional Mixed-Signal Verification
- Verification Planning
- Analog Mixed-Signal Verification Kit
- Conclusion
- Reference

## Chapter 17 Design for Test

- Introduction
- Motivation
- A Unified DFT Verification Methodology
- Planning
- Executing
- Automating
- Test Case
- Benefits
- Future Work
- Conclusions
- References

## PART IV CASE STUDIES AND COMMENTARIES

### Metric-Driven Design Verification: Why Is My Customer a Better Verification Engineer Than Me?

- Abstract
- Introduction
- Section 1: The Elusive Intended Functionality
- Section 2: The Ever-Shrinking Schedule
- Section 3: Writing a Metric-Driven Verification Plan
- Section 4: Implementing the Metric-Driven Verification Plan
- Conclusion

### Metric-Driven Methodology Speeds the Verification of a Complex Network Processor

- The Task Looked to be Complex
- Discovering Project Predictability
- A Coverage-Driven Approach, a Metric-Driven Environment
- A New Level of Confidence

### Developing a Coverage-Driven SoC Methodology

- Introduction
- Verification Background
- Current Verification Methodology
Table of Contents

Coverage and Checking 292
Results and Futures 293

**From Panic-Driven to Plan-Driven Verification Managing the Transition** 297

**Verification of a Next-Generation Single-Chip Analog TV and Digital TV ASIC** 303
- Abstract 303
- Introduction 304
- The Design 305
- Verification Challenges 306
- Addition of New Internal Buses 307
- Module-Level Verification 309
- Data Paths and Integration Verification 309
- Management of Verification Process and Data 309
- Key Enablers of the Solution 310
- Results 320
- Conclusions 322
- Future Work 322

**Management IP: New Frontier Providing Value Enterprise-Wide** 325

**Adelante VD3204x Core, SubSystem, and SoC Verification** 329
- Abstract 330
- Introduction 330
- Project Background 331
- Verification Decisions 333
- DSP Core Verification 335
- DSP Subsystem Verification 338
- SoC-Level Verification 341
- Results and Future Work 342

**SystemC-based Virtual SoC: An Integrated System-Level and Block-Level Verification Approach from Simulation to Coemulation** 345
- Abstract 346
- Introduction: Verification and Validation Challenges 347
- Virtual SoC TLM Platform 348
- Functional Verification: Cosimulation TLM and RTL 350
- Validation: Coemulation TLM-Palladium 352
- Conclusion and Future Developments 353

**Is Your System-Level Project Benefiting from Collaboration or Headed to Chaos?** 355

Index 359
Metric Driven Design Verification
An Engineer's and Executive's Guide to First Pass Success
Carter, H.B.; Hemmady, S.G.
2007, XXVI, 361 p. 178 illus., Hardcover
ISBN: 978-0-387-38151-0