Skip to main content
  • Book
  • © 2018

Reliable and Energy Efficient Streaming Multiprocessor Systems

  • Describes a systematic design flow for reliability and energy joint optimization for streaming multiprocessor systems, applicable to general-purpose as well as application specific streaming systems
  • Employs run-time thermal optimization using machine learning to adapt to intra- and inter-application workload variations
  • Includes Synchronous Data Flow Graphs (SDFs) based analysis, design and management for guaranteed throughput
  • Enables Reinforcement Learning-based run-time thermal management, available as eLinux kernel for ARM-based embedded systems

Part of the book series: Embedded Systems (EMSY)

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (8 chapters)

  1. Front Matter

    Pages i-xiv
  2. Introduction

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 1-21
  3. Operational Semantics of Application and Reliability Model

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 23-32
  4. Literature Survey on System-Level Optimizations Techniques

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 33-44
  5. Reliability and Energy-Aware Platform-Based Multiprocessor Design

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 45-74
  6. Reliability and Energy-Aware Co-design of Multiprocessor Systems

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 75-101
  7. Design-Time Analysis for Fault-Tolerance

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 103-125
  8. Run-Time Adaptations for Lifetime Improvement

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 127-142
  9. Conclusions and Future Directions

    • Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor
    Pages 143-147

About this book

This book discusses analysis, design and optimization techniques for streaming multiprocessor systems, while satisfying a given area, performance, and energy budget. The authors describe design flows for both application-specific and general purpose streaming systems.  Coverage also includes the use of machine learning for thermal optimization at run-time, when an application is being executed.  The design flow described in this book extends to thermal and energy optimization with multiple applications running sequentially and concurrently.

Authors and Affiliations

  • Electrical and Computer, Engineering Department, Drexel University, Bossone Research, Enterprise Center, Philadelphia, USA

    Anup Kumar Das

  • Chair for Processor Design, Dresden University of Technology, Dresden, Germany

    Akash Kumar

  • Department of ECE, National University of Singapore, Singapore, Singapore

    Bharadwaj Veeravalli

  • IMEC, Heverlee, Belgium

    Francky Catthoor

About the authors

Anup Kumar Das is an Assistant Professor at Drexel University. He received a Ph.D. in Embedded Systems from National University of Singapore in 2014. Prior to his Ph.D., he was a research engineer for more than 7 years at ST Microelectronics (India and Grenoble) and LSI Corporation (India). Following his Ph.D., he was a post-doctoral fellow at the University of Southampton from 2014 to 2015 and a researcher at IMEC from 2015 to 2017. His research focuses on neuromorphic computing, from algorithm development to architectural exploration.  His other research interests include System-level design techniques for lifetime and energy optimization, Soft-error tolerance of FPGA configuration bitstream, Synchronous data flow graph based task mapping and scheduling, Probabilistic energy and performance optimization of multiprocessor systems, architectural adaptations for lifetime improvement of multiprocessor, and Design-for-testability (DFT) of multi-power domain SoC.

AkashKumar is a Professor at TU Dresden.  He received the B.Eng. degree in computer engineering from the National University of Singapore (NUS), Singapore, in 2002, the joint Master of Technological Design degree in embedded systems from NUS and the Eindhoven University of Technology (TUe), Eindhoven, The Netherlands, in 2004, and the joint Ph.D. degree in electrical engineering in the area of embedded systems from TUe and NUS, in 2009. His specialities include multiprocessor architectural design, synchronous dataflow graphs, FPGA tool flows and Xilinx FPGA boards.

Bharadwaj Veeravalli, Member, IEEE & IEEE-CS, received his BSc in Physics, from Madurai-Kamaraj University, India in 1987, Master's in Electrical Communication Engineering from Indian Institute of Science, Bangalore, India in 1991 and PhD from Department of Aerospace Engineering, Indian Institute of Science, Bangalore, India in 1994. He received Gold Medals for his Bachelor's Degree overall performance and foran outstanding PhD thesis (Sabitha Chowdhary Gold Medal, IISc, Bangalore India) in the years 1987 and 1994, respectively.. He did his post-doctoral research in the Department of Computer Science, Concordia University, Montreal, Canada, in 1996. He is currently with the Department of Electrical and Computer Engineering, Communications and Information Engineering (CIE) division, at The National University of Singapore, Singapore, as a tenured Associate Professor. His main stream research interests include, Cloud/Grid/Cluster Computing, Scheduling in Parallel and Distributed Systems, Bioinformatics & Computational Biology, and Multimedia Computing. He is one of the earliest researchers in the field of Divisible Load Theory (DLT). He had successfully secured several externally funded projects. He has published over 100 papers in high-quality International Journals and Conferences. He has co-authored three research monographs in the areas of PDS, Distributed Databases (Competitive Algorithms), and Networked Multimedia Systems, in the years 1996, 2003, and 2005, respectively. He had guest edited a special issue on Cluster/Grid Computing for IJCA, USA journal in 2004. He is currently serving the Editorial Board of IEEE Transactions on Computers, IEEE Transactions on SMC-A, Multimedia Tools & Applications (MTAP) and Cluster Computing, as an Associate Editor. He was a Visiting Professor with HUST, Wuhan, China, from June 2007-May 2009. He had served (and serving) as a program committee member and as a Session Chair in several International Conferences. In September 2010, he has been invited to deliver keynote speech in fifth IEEE International Conference on Bio-Inspired Computing: Theory and Applications (BIC-TA) September 2010, held in Changsha, PR China 

Francky Catthoor received a Ph.D. in El. Eng. from the K.U.Leuven, Belgium in 1987. Since then, he has headed several research domains in the area of architectural methodologies and system synthesis for embedded multimedia and telecom applications, all within the DESICS division at IMEC, Leuven, Belgium. His current research activities mainly belong to the field of system-level exploration, with emphasis on data storage/transfer and concurrency exploitation, both in customized and programmable (parallel) instruction-set processors.

Bibliographic Information

  • Book Title: Reliable and Energy Efficient Streaming Multiprocessor Systems

  • Authors: Anup Kumar Das, Akash Kumar, Bharadwaj Veeravalli, Francky Catthoor

  • Series Title: Embedded Systems

  • DOI: https://doi.org/10.1007/978-3-319-69374-3

  • Publisher: Springer Cham

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer International Publishing AG 2018

  • Hardcover ISBN: 978-3-319-69373-6Published: 29 January 2018

  • Softcover ISBN: 978-3-319-88766-1Published: 06 June 2019

  • eBook ISBN: 978-3-319-69374-3Published: 03 January 2018

  • Series ISSN: 2193-0155

  • Series E-ISSN: 2193-0163

  • Edition Number: 1

  • Number of Pages: XIV, 147

  • Number of Illustrations: 21 b/w illustrations, 29 illustrations in colour

  • Topics: Circuits and Systems, Processor Architectures, Logic Design

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access