Skip to main content
SpringerLink
Log in

Algorithms and Architectures for Parallel Processing

10th International Conference, ICA3PP 2010, Busan, Korea, May 21-23, 2010. Proceedings, Part I

  • Conference proceedings
  • © 2010

Overview

Editors:
  1. Ching-Hsien Hsu

    1. Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, China

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Laurence T. Yang

    1. Department of Computer Science, St. Francis Xavier University, Antigonish, Canada

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  3. Jong Hyuk Park

    1. Department of Computer Science ad Engineering, Seoul National University of Technology, Seoul, Korea

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  4. Sang-Soo Yeo

    1. Division of Computer Engineering, Mokwon University, Daejeon, Korea

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 6081)

Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)

Included in the following conference series:

Conference proceedings info: ICA3PP 2010.

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (49 papers)

  1. Front Matter

    Download chapter PDF

  2. Keynote Papers

    1. Efficient Web Browsing with Perfect Anonymity Using Page Prefetching

      • Shui Yu, Theerasak Thapngam, Su Wei, Wanlei Zhou
      Pages 1-12

    2. InterCloud: Utility-Oriented Federation of Cloud Computing Environments for Scaling of Application Services

      • Rajkumar Buyya, Rajiv Ranjan, Rodrigo N. Calheiros
      Pages 13-31

  3. Parallel Algorithms

    1. Scalable Co-clustering Algorithms

      • Bongjune Kwon, Hyuk Cho
      Pages 32-43

    2. Parallel Pattern Matching with Swaps on a Linear Array

      • Fouad B. Chedid
      Pages 44-53

    3. Parallel Prefix Computation in the Recursive Dual-Net

      • Yamin Li, Shietung Peng, Wanming Chu
      Pages 54-64

    4. A Two-Phase Differential Synchronization Algorithm for Remote Files

      • Yonghong Sheng, Dan Xu, Dongsheng Wang
      Pages 65-78

    5. A New Parallel Method of Smith-Waterman Algorithm on a Heterogeneous Platform

      • Bo Chen, Yun Xu, Jiaoyun Yang, Haitao Jiang
      Pages 79-90

    6. Improved Genetic Algorithm for Minimizing Periodic Preventive Maintenance Costs in Series-Parallel Systems

      • Chung-Ho Wang, Te-Wei Lin
      Pages 91-101

    7. A New Hybrid Parallel Algorithm for MrBayes

      • Jianfu Zhou, Gang Wang, Xiaoguang Liu
      Pages 102-112

    8. Research and Design of Deployment Framework for Blade-Based Data Center

      • Haiping Qu, Xiuwen Wang, Lu Xu, Jiangang Zhang, Xiaoming Han
      Pages 113-123

    9. Query Optimization over Parallel Relational Data Warehouses in Distributed Environments by Simultaneous Fragmentation and Allocation

      • Ladjel Bellatreche, Alfredo Cuzzocrea, Soumia Benkrid
      Pages 124-135

  4. Parallel Architectures

    1. Function Units Sharing between Neighbor Cores in CMP

      • Tianzhou Chen, Jianliang Ma, Hui Yuan, Jingwei Liu, Guanjun Jiang
      Pages 136-148

    2. A High Efficient On-Chip Interconnection Network in SIMD CMPs

      • Dan Wu, Kui Dai, Xuecheng Zou, Jinli Rao, Pan Chen
      Pages 149-162

    3. Network-on-Chip Routing Algorithms by Breaking Cycles

      • Minghua Tang, Xiaola Lin
      Pages 163-173

    4. A Fair Thread-Aware Memory Scheduling Algorithm for Chip Multiprocessor

      • Danfeng Zhu, Rui Wang, Hui Wang, Depei Qian, Zhongzhi Luan, Tianshu Chu
      Pages 174-185

    5. Efficient Partitioning of Static Buses for Processor Arrays of Small Size

      • Susumu Matsumae
      Pages 186-192

    6. Formal Proof for a General Architecture of Hybrid Prefix/Carry-Select Adders

      • Feng Liu, Qingping Tan, Xiaoyu Song, Gang Chen
      Pages 193-204

    7. An Efficient Non-blocking Multithreaded Embedded System

      • Joseph M. Arul, Tsung-Yun Chen, Guan-Jie Hwang, Hua-Yuan Chung, Fu-Jiun Lin, You-Jen Lee
      Pages 205-214

    8. A Remote Mirroring Architecture with Adaptively Cooperative Pipelining

      • Yongzhi Song, Zhenhai Zhao, Bing Liu, Tingting Qin, Gang Wang, Xiaoguang Liu
      Pages 215-225
Back to top

Other volumes

  1. Algorithms and Architectures for Parallel Processing

  2. Algorithms and Architectures for Parallel Processing

Keywords

About this book

It is our great pleasure to welcome you to the proceedings of the 10th annual event of the International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP). ICA3PP is recognized as the main regular event covering the many dimensions of parallel algorithms and architectures, encompassing fundamental theoretical - proaches, practical experimental projects, and commercial components and systems. As applications of computing systems have permeated every aspect of daily life, the power of computing systems has become increasingly critical. Therefore, ICA3PP 2010 aimed to permit researchers and practitioners from industry to exchange inf- mation regarding advancements in the state of the art and practice of IT-driven s- vices and applications, as well as to identify emerging research topics and define the future directions of parallel processing. We received a total of 157 submissions this year, showing by both quantity and quality that ICA3PP is a premier conference on parallel processing. In the first stage, all papers submitted were screened for their relevance and general submission - quirements. These manuscripts then underwent a rigorous peer-review process with at least three reviewers per paper. In the end, 47 papers were accepted for presentation and included in the main proceedings, comprising a 30% acceptance rate.

Editors and Affiliations

  • Department of Computer Science and Information Engineering, Chung Hua University, Hsinchu, Taiwan, China

    Ching-Hsien Hsu

  • Department of Computer Science, St. Francis Xavier University, Antigonish, Canada

    Laurence T. Yang

  • Department of Computer Science ad Engineering, Seoul National University of Technology, Seoul, Korea

    Jong Hyuk Park

  • Division of Computer Engineering, Mokwon University, Daejeon, Korea

    Sang-Soo Yeo

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation