Overview
- Offers a complete perspective on protecting block ciphers against fault attacks – from analysis to deployment
- Provides automated methods for each stage, supported by evaluation and case studies
- Describes current fault analysis approaches, together with countermeasures
- Includes detailed description of prototypes for each automation method that can be easily implemented and put into industrial applications
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents (14 chapters)
-
Front Matter
-
Automated Fault Analysis of Symmetric Block Ciphers
-
Front Matter
-
-
Automated Design and Deployment of Fault Countermeasures
-
Front Matter
-
-
Automated Analysis of Fault Countermeasures
-
Front Matter
-
-
Automated Fault Attack Experiments
-
Front Matter
-
-
Back Matter
Keywords
About this book
This book presents a collection of automated methods that are useful for different aspects of fault analysis in cryptography. The first part focuses on automated analysis of symmetric cipher design specifications, software implementations, and hardware circuits. The second part provides automated deployment of countermeasures. The third part provides automated evaluation of countermeasures against fault attacks. Finally, the fourth part focuses on automating fault attack experiments. The presented methods enable software developers, circuit designers, and cryptographers to test and harden their products.
Editors and Affiliations
About the editors
Jakub Breier currently works as a Senior Cryptography Security Analyst at Underwriters Laboratories, Singapore since 2018, focusing on security evaluation of payment schemes. He finished his PhD in Applied Informatics from Slovak University of Technology in 2013. Before his current role, he worked as a Senior Research Scientist at Physical Analysis and Cryptographic Engineering laboratory at Nanyang Technological University, Singapore between 2013-2018. His main interests include physical attacks on cryptographic circuits, more specifically fault and side-channel attacks with emphasis on automated methods for fault analysis. His research has been published at major venues in computer/hardware security and cryptography.
Xiaolu Hou works as a Secure Computing Researcher at Acronis, Singapore since 2018, in the field of secure multi-party computation. She finished her PhD in Mathematics from Nanyang Technological University (NTU) in 2017. During herPhD studies, she was half year with Singapore University of Technology and Design, where she was doing research in location privacy. After her PhD she joined Cyber Security Laboratory, School of Computer Science and Engineering, NTU, as a Research Fellow. Her research focuses on fault injection and side-channel attacks. With a wide range of research interests, she has published her work at top venues within various fields.
Shivam Bhasin is a Senior Research Scientist and Principal Investigator at Physical Analysis and Cryptographic Engineering group, Temasek Laboratories, Nanyang Technological University, Singapore since 2015. His research interests include embedded security, trusted computing and secure designs. He received his PhD from Telecom Paristech in 2011, Master’s from Mines Saint-Etienne, France in 2008 and Bachelor’s from UP Tech, India in 2007. Before NTU, Shivam held position of Research Engineer in Institut Mines-Telecom, France. He was also a visiting researcher at UCL, Belgium (2011) and Kobe University, Japan (2013). He regularly publishes at top peer reviewed journals and conferences. Some of his research now also forms a part of ISO/IEC 17825 standard
Bibliographic Information
Book Title: Automated Methods in Cryptographic Fault Analysis
Editors: Jakub Breier, Xiaolu Hou, Shivam Bhasin
DOI: https://doi.org/10.1007/978-3-030-11333-9
Publisher: Springer Cham
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Nature Switzerland AG 2019
Hardcover ISBN: 978-3-030-11332-2Published: 27 March 2019
eBook ISBN: 978-3-030-11333-9Published: 19 March 2019
Edition Number: 1
Number of Pages: XXI, 334
Number of Illustrations: 24 b/w illustrations, 66 illustrations in colour
Topics: Circuits and Systems, Processor Architectures, Electronics and Microelectronics, Instrumentation