Skip to main content
Book cover

Modeling and Simulation of Invasive Applications and Architectures

  • Book
  • © 2019

Overview

  • Includes tutorial on parallel programming languages such as the X10 programming model, language constructs, and runtime implementation using numerous code snippets for a deep understanding of modern parallel language concepts
  • Provides detailed algorithm descriptions on how to realize large scale MPSoC simulators, including network-on-chip simulation, and parallel discrete event simulation
  • Presents simulation-based case studies of complex real-world streaming applications with real-time constraints provide important insights into how to provide predictability on multi-core architectures by using invasive computing concepts

Part of the book series: Computer Architecture and Design Methodologies (CADM)

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

Keywords

About this book

This book covers two main topics: First, novel fast and flexible simulation techniques for modern heterogeneous NoC-based multi-core architectures. These are implemented in the full-system simulator called InvadeSIM and designed to study the dynamic behavior of hundreds of parallel application programs running on such architectures while competing for resources. Second, a novel actor-oriented programming library called ActorX10, which allows to formally model parallel streaming applications by actor graphs and to analyze predictable execution behavior as part of so-called hybrid mapping approaches, which are used to guarantee real-time requirements of such applications at design time independent from dynamic workloads by a combination of static analysis and dynamic embedding.

Authors and Affiliations

  • Department of Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg, Erlangen , Germany

    Sascha Roloff

  • Department of Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg, Erlangen, Germany

    Frank Hannig, Jürgen Teich

About the authors

Sascha Roloff is a development engineer for autonomous driving at the Robert BOSCH GmbH and was a researcher at the chair for Hardware/Software Co-Design at the department of computer science at the Friedrich-Alexander Universität Erlangen-Nürnberg (FAU) from 2011 to 2018. He defended his PhD degree on the topic of “Modeling and Simulation of Invasive Applications and Architectures” in July 2018. He received his Diploma degree (Dipl.-Ing.) in Systems of Information and Multimedia Technologies from Friedrich-Alexander Universität Erlangen-Nürnberg (FAU) in 2011. His research interests include parallel and distributed programming models and simulation of heterogeneous many-core architectures including processor, accelerator, and network-on-chip simulation.


Frank Hannig received the Diploma degree in an interdisciplinary course of study in electrical engineering and computer science from the University of Paderborn, Germany, in 2000; the Ph.D. degree (Dr.-Ing.) and Habilitation degree in computer science from Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany, in 2009 and 2018, respectively.He has led the Architecture and Compiler Design Group in the Computer Science Department, FAU, since 2004. His primary research interests are the design of massively parallel architectures, ranging from dedicated hardware to multicore architectures, mapping methodologies for domain-specific computing, and architecture/compiler codesign. He has authored or coauthored more than 160 peer-reviewed publications. Dr. Hannig serves on the program committees of several international conferences (ARC, ASAP, CODES+ISSS, DATE, DASIP, SAC). He is a Senior Member of the IEEE and an affiliate member of the European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC).


Jürgen Teich received the M.Sc. degree (Dipl.-Ing. with honors) from the University of Kaiserslautern, Kaiserslautern, Germany, in 1989 and the Ph.D. degree (summa cum laude) from the University of Saarland, Saarbrücken, Germany, in 1993. In 1994, he joined the DSP design group of Prof. E. A. Lee in the Department of Electrical Engineering and Computer Sciences (EECS), University of California at Berkeley, Berkeley, CA, USA (postdoctoral work). From 1995 to 1998, he held a position at the Institute of Computer Engineering and Communications Networks Laboratory (TIK), ETH Zurich, Zurich, Switzerland (habilitation). From 1998 to 2002, he was Full Professor in the Electrical Engineering and Information Technology Department, University of Paderborn, Paderborn, Germany. Since 2003, he has been Full Professor in the Department of Computer Science, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Erlangen, Germany, holding a Chair in Hardware/Software Co-Design.
Prof. Teich is a Fellow of the IEEE and member of the Academia Europaea. Since 2010, he is the coordinator of the Transregional Research Center 89 on Invasive Computing funded by the German Research Foundation (DFG).

Bibliographic Information

  • Book Title: Modeling and Simulation of Invasive Applications and Architectures

  • Authors: Sascha Roloff, Frank Hannig, Jürgen Teich

  • Series Title: Computer Architecture and Design Methodologies

  • DOI: https://doi.org/10.1007/978-981-13-8387-8

  • Publisher: Springer Singapore

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Nature Singapore Pte Ltd. 2019

  • Hardcover ISBN: 978-981-13-8386-1Published: 13 June 2019

  • Softcover ISBN: 978-981-13-8389-2Published: 14 August 2020

  • eBook ISBN: 978-981-13-8387-8Published: 30 May 2019

  • Series ISSN: 2367-3478

  • Series E-ISSN: 2367-3486

  • Edition Number: 1

  • Number of Pages: XV, 168

  • Number of Illustrations: 19 b/w illustrations, 49 illustrations in colour

  • Topics: Circuits and Systems, Processor Architectures, Electronic Circuits and Devices

Publish with us