Skip to main content
SpringerLink
Log in
Book cover

Time-to-Digital Converters

  • Book
  • © 2010

Overview

Authors:
  1. Stephan Henzler

    1. Institut für Informatik, TU München, München, Germany

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • First comprehensive book on time-to-digital converters
  • Novel time-to-digital converter architectures
  • Provides theoretical basis for time-to-digital converters
  • Includes supplementary material: sn.pub/extras

Part of the book series: Springer Series in Advanced Microelectronics (MICROELECTR., volume 29)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (6 chapters)

  1. Front Matter

    Pages i-xi
    Download chapter PDF

  2. Foreword

    • Stephan Henzler
    Pages 1-3

  3. Time-to-Digital Converter Basics

    • Stephan Henzler
    Pages 5-18

  4. Theory of TDC Operation

    • Stephan Henzler
    Pages 19-42

  5. Advanced TDC Design Issues

    • Stephan Henzler
    Pages 43-68

  6. Time-to-Digital Converters with Sub-Gatedelay Resolution – The Third Generation

    • Stephan Henzler
    Pages 69-102

  7. Applications for Time-to-Digital Converters

    • Stephan Henzler
    Pages 103-113

  8. Back Matter

    Pages 115-123
    Download chapter PDF
Back to top

Keywords

About this book

Micro-electronics and so integrated circuit design are heavily driven by technology scaling. The main engine of scaling is an increased system performance at reduced manufacturing cost (per system). In most systems digital circuits dominate with respect to die area and functional complexity. Digital building blocks take full - vantage of reduced device geometries in terms of area, power per functionality, and switching speed. On the other hand, analog circuits rely not on the fast transition speed between a few discrete states but fairly on the actual shape of the trans- tor characteristic. Technology scaling continuously degrades these characteristics with respect to analog performance parameters like output resistance or intrinsic gain. Below the 100 nm technology node the design of analog and mixed-signal circuits becomes perceptibly more dif cult. This is particularly true for low supply voltages near to 1V or below. The result is not only an increased design effort but also a growing power consumption. The area shrinks considerably less than p- dicted by the digital scaling factor. Obviously, both effects are contradictory to the original goal of scaling. However, digital circuits become faster, smaller, and less power hungry. The fast switching transitions reduce the susceptibility to noise, e. g. icker noise in the transistors. There are also a few drawbacks like the generation of power supply noise or the lack of power supply rejection.

Authors and Affiliations

  • Institut für Informatik, TU München, München, Germany

    Stephan Henzler

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation