Hardware Protection through Obfuscation

1. Front Matter

   Pages i-xii

   PDF

2. Hardware Obfuscation Preliminaries

   1. Front Matter

      Pages 1-1

      PDF

   2. Introduction to Hardware Obfuscation: Motivation, Methods and Evaluation

      • Bicky Shakya, Mark M. Tehranipoor, Swarup Bhunia, Domenic Forte

      Pages 3-32

   3. VLSI Test and Hardware Security Background for Hardware Obfuscation

      • Fareena Saqib, Jim Plusquellic

      Pages 33-68

3. Logic-Based Hardware Obfuscation

   1. Front Matter

      Pages 69-69

      PDF

   2. Logic Encryption

      • Jeyavijayan (JV) Rajendran, Siddharth Garg

      Pages 71-88

   3. Gate Camouflaging-Based Obfuscation

      • Xueyan Wang, Mingze Gao, Qiang Zhou, Yici Cai, Gang Qu

      Pages 89-102

   4. Permutation-Based Obfuscation

      • Zimu Guo, Mark M. Tehranipoor, Domenic Forte

      Pages 103-133

   5. Protection of Assets from Scan Chain Vulnerabilities Through Obfuscation

      • Md Tauhidur Rahman, Domenic Forte, Mark M. Tehranipoor

      Pages 135-158

4. Finite State Machine (FSM) Based Hardware Obfuscation

   1. Front Matter

      Pages 159-159

      PDF

   2. Active Hardware Metering by Finite State Machine Obfuscation

      • Farinaz Koushanfar

      Pages 161-187

   3. State Space Obfuscation and Its Application in Hardware Intellectual Property Protection

      • Rajat Subhra Chakraborty, Swarup Bhunia

      Pages 189-220

   4. Structural Transformation-Based Obfuscation

      • Hai Zhou

      Pages 221-239

5. Hardware Obfuscation Based on Emerging Integration Approaches

   1. Front Matter

      Pages 241-241

      PDF

   2. Split Manufacturing

      • Siddharth Garg, Jeyavijayan (JV) Rajendran

      Pages 243-262

   3. Obfuscated Built-In Self-authentication

      • Qihang Shi, Kan Xiao, Domenic Forte, Mark M. Tehranipoor

      Pages 263-289

   4. 3D/2.5D IC-Based Obfuscation

      • Yang Xie, Chongxi Bao, Ankur Srivastava

      Pages 291-314

6. Other Hardware Obfuscation Building Blocks

   1. Front Matter

      Pages 315-315

      PDF

   2. Obfuscation and Encryption for Securing Semiconductor Supply Chain

      • Ujjwal Guin, Mark M. Tehranipoor

      Pages 317-346

7. Back Matter

   Pages 347-349

   PDF

This book introduces readers to various threats faced during design and fabrication by today’s integrated circuits (ICs) and systems. The authors discuss key issues, including illegal manufacturing of ICs or “IC Overproduction,” insertion of malicious circuits, referred as “Hardware Trojans”, which cause in-field chip/system malfunction, and reverse engineering and piracy of hardware intellectual property (IP). The authors provide a timely discussion of these threats, along with techniques for IC protection based on hardware obfuscation, which makes reverse-engineering an IC design infeasible for adversaries and untrusted parties with any reasonable amount of resources. This exhaustive study includes a review of the hardware obfuscation methods developed at each level of abstraction (RTL, gate, and layout) for conventional IC manufacturing, new forms of obfuscation for emerging integration strategies (split manufacturing, 2.5D ICs, and 3D ICs), and on-chip infrastructure needed for secure exchange of obfuscation keys- arguably the most critical element of hardware obfuscation.

• Counterfeit electronics
• Integrated circuit authentication
• Counterfeit integrated circuit
• Hardware obfuscation
• Hardware security and trust

• University of Florida, Gainseville, USA

  Domenic Forte, Swarup Bhunia, Mark M. Tehranipoor

Domenic Forte received his B.S. degree in Electrical Engineering from Manhattan College, Riverdale, NY, USA, in 2006, and the M.S. and Ph.D. degrees in Electrical Engineering from the University of Maryland, College Park, MD, USA, in 2010 and 2013, respectively. Currently, he is an Assistant Professor with the Electrical and Computer Engineering Department at University of Florida. His research is primarily focused on the domain of hardware security and includes investigation of hardware security primitives, hardware Trojan detection and prevention, security of the electronics supply chain, hardware obfuscation, and anti-reverse engineering. His work has been recognized through several best paper awards and nominations from venues such as International Symposium on Hardware Oriented Security and Trust (HOST), Design Automation Conference (DAC), and Adaptive Hardware Systems (AHS). He is a coauthor of the book “Counterfeit Integrated Circuits- Detection and Avoidance”. He is currently serving as an Associate Editor for the Journal of Hardware and Systems Security (HaSS) and was previously Guest Editor of the IEEE Computer Special Issue on “Supply Chain Security for Cyber-Infrastructure.” He is also serving on the organizing committees of HOST and AsianHOST as well as the technical program committees of various noteworthy conferences and workshops.

Swarup Bhunia received his B.E. (Hons.) from Jadavpur University, Kolkata, India, and the M.Tech. degree from the Indian Institute of Technology (IIT), Kharagpur. He received his Ph.D. from Purdue University, IN, USA, in 2005. Currently, Dr. Bhunia is a professor in the department of Electrical and Computer Engineering at University of Florida, Gainesville, FL, USA. Earlier, Dr. Bhunia has served as the T. and A. Schroeder associate professor of Electrical Engineering and Computer Science at Case Western Reserve University, Cleveland, OH, USA. He has over ten years of research and development experience with over 200 publications in peer-reviewed journals and premier conferences and four books (three edited) in the area of VLSI design, CAD and test techniques. His research interests include low power and robust design, hardware security and trust, adaptive nanocomputing and novel test methodologies. He has worked in the semiconductor industry on RTL synthesis, verification, and low power design for about three years. Dr. Bhunia received IBM Faculty Award (2013), National Science Foundation (NSF) career development award (2011), Semiconductor Research Corporation (SRC) technical excellence award (2005), best paper award in International Conference on VLSI Design (VLSI Design 2012), best paper award in International Conference on Computer Design (ICCD 2004), best paper award in Latin American Test Workshop (LATW 2003), and best paper nomination in Asia and South Pacific Design Automation Conference (ASP-DAC 2006) and in Hardware Oriented Test and Security (HOST 2010), nomination for John S. Diekhoff Award, Case Western Reserve University (2010) and SRC Inventor Recognition Award (2009).

Mark M. Tehranipoor is currently the Intel Charles E. Young Professor in Cybersecurity at the Department of Electrical and Computer Engineering, the University of Florida. His current research projects include: hardware security and trust, electronics supply chain security, counterfeit IC detection and prevention, and reliable and testable VLSI design. Prof. Tehranipoor has published over 300 journal articles and refereed conference papers and has given more than 160 invited talks and keynote addresses since 2006. In addition, he has published six books and ten book chapters. His projects are sponsored by both the industry and the Government. Prior to joining University of Florida, Dr. Tehranipoor served as the founding director of the Center for Hardware Assurance, Security, and Engineering (CHASE) and the Comcast Center of Excellence in Security Innovation (CSI) at the University of Connecticut. Prof. Tehranipoor is a Senior Member of the IEEE, Golden Core Member of IEEE Computer Society, and Member of ACM and ACM SIGDA. He is also a member of Connecticut Academy of Science and Engineering (CASE).

Policies and ethics