Skip to main content
Book cover

New Data Structures and Algorithms for Logic Synthesis and Verification

  • Book
  • © 2017

Overview

  • Provides a comprehensive, theoretical study on majority and biconditional logic for logic synthesis
  • Updates the current scenario in synthesis and verification – especially in light of emerging technologies
  • Demonstrates applications to CMOS technology and emerging technologies
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

  1. Logic Representation, Manipulation and Optimization

  2. Logic Satisfiability and Equivalence Checking

Keywords

About this book

This book introduces new logic primitives for electronic design automation tools. The author approaches fundamental EDA problems from a different, unconventional perspective, in order to demonstrate the key role of rethinking EDA solutions in overcoming technological limitations of present and future technologies. The author discusses techniques that improve the efficiency of logic representation, manipulation and optimization tasks by taking advantage of majority and biconditional logic primitives. Readers will be enabled to accelerate formal methods by studying core properties of logic circuits and developing new frameworks for logic reasoning engines.

Authors and Affiliations

  • Synopsys Inc. , Santa Clara, USA

    Luca Gaetano Amaru

About the author

Luca Gaetano Amaru is a Senior II, R&D Engineer at Synopsys Inc., Mountain View, CA. Formerly, he was a research assistant and PhD student in Computer Science at EPFL, Integrated Systems Laboratory, Lausanne, Switzerland, where he worked on new data structures and algorithms for logic synthesis and verification, under the direction of Prof. De Micheli, Dr. Gaillardon and Prof. Burg. He received his Bachelor's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, in 2009. In 2011 he received his double Master's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, and Politecnico di Milano, Italy. In 2014, he was a visiting researcher at Stanford University, Palo Alto, CA, USA.

Bibliographic Information

  • Book Title: New Data Structures and Algorithms for Logic Synthesis and Verification

  • Authors: Luca Gaetano Amaru

  • DOI: https://doi.org/10.1007/978-3-319-43174-1

  • Publisher: Springer Cham

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer International Publishing Switzerland 2017

  • Hardcover ISBN: 978-3-319-43173-4Published: 11 August 2016

  • Softcover ISBN: 978-3-319-82753-7Published: 12 June 2018

  • eBook ISBN: 978-3-319-43174-1Published: 02 August 2016

  • Edition Number: 1

  • Number of Pages: XVI, 156

  • Number of Illustrations: 24 b/w illustrations, 20 illustrations in colour

  • Topics: Circuits and Systems, Processor Architectures, Logic Design

Publish with us