Skip to main content

Analog Integrated Circuit Design Automation

Placement, Routing and Parasitic Extraction Techniques

  • Book
  • © 2017

Overview

  • Introduces readers to hierarchical combination of Pareto fronts of placements;
  • Presents electromigration-aware routing with multilayer multiport terminal structures;
  • Includes evolutionary multi-objective multi-constraint detailed Router;
  • Enables parasitic extraction performed over a semi-complete layout.

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

Keywords

About this book

This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets.

Authors and Affiliations

  • Instituto de Telecomunicações, Instituto Superior Técnico, Universidade de Lisboa, Lisboa, Portugal

    Ricardo Martins, Nuno Horta

  • Instituto de Telecomunicações, Instituto Superior Técnico, , Universidade de Lisboa, Lisboa, Portugal

    Nuno Lourenço

About the authors

Ricardo Martins is a Ph.D candidate in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno Lourenço is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno Horta is Assistant Professor and Senior Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Bibliographic Information

  • Book Title: Analog Integrated Circuit Design Automation

  • Book Subtitle: Placement, Routing and Parasitic Extraction Techniques

  • Authors: Ricardo Martins, Nuno Lourenço, Nuno Horta

  • DOI: https://doi.org/10.1007/978-3-319-34060-9

  • Publisher: Springer Cham

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer International Publishing Switzerland 2017

  • Hardcover ISBN: 978-3-319-34059-3Published: 02 August 2016

  • Softcover ISBN: 978-3-319-81668-5Published: 30 May 2018

  • eBook ISBN: 978-3-319-34060-9Published: 20 July 2016

  • Edition Number: 1

  • Number of Pages: XVI, 207

  • Number of Illustrations: 29 b/w illustrations, 79 illustrations in colour

  • Topics: Circuits and Systems, Processor Architectures, Electronics and Microelectronics, Instrumentation

Publish with us