Skip to main content
SpringerLink
Log in
Book cover

Applied Reconfigurable Computing

11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings

  • Conference proceedings
  • © 2015

Overview

Editors:
  1. Kentaro Sano

    1. Tohoku University, Sendai, Japan

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Dimitrios Soudris

    1. National Technical University of Athens, Athens, Greece

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  3. Michael Hübner

    1. Ruhr-Universität Bochum, Bochum, Germany

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  4. Pedro C. Diniz

    1. University of Southern California, Marina del Rey, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 9040)

Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)

Included in the following conference series:

Conference proceedings info: ARC 2015.

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (50 papers)

  1. Front Matter

    Pages I-XVIII
    Download chapter PDF

  2. Architecture and Modeling

    1. Front Matter

      Pages 1-1
      Download chapter PDF

    2. Reducing Storage Costs of Reconfiguration Contexts by Sharing Instruction Memory Cache Blocks

      • Thiago Baldissera Biazus, Mateus Beck Rutzig
      Pages 3-14

    3. A Vector Caching Scheme for Streaming FPGA SpMV Accelerators

      • Yaman Umuroglu, Magnus Jahre
      Pages 15-26

    4. Hierarchical Dynamic Power-Gating in FPGAs

      • Rehan Ahmed, Steven J. E. Wilton, Peter Hallschmid, Richard Klukas
      Pages 27-38

  3. Tools and Compilers I

    1. Front Matter

      Pages 39-39
      Download chapter PDF

    2. Hardware Synthesis from Functional Embedded Domain-Specific Languages: A Case Study in Regular Expression Compilation

      • Ian Graves, Adam Procter, William L. Harrison, Michela Becchi, Gerard Allwein
      Pages 41-52

    3. ArchHDL: A Novel Hardware RTL Design Environment in C++

      • Shimpei Sato, Kenji Kise
      Pages 53-64

    4. Operand-Value-Based Modeling of Dynamic Energy Consumption of Soft Processors in FPGA

      • Zaid Al-Khatib, Samar Abdi
      Pages 65-76

  4. Systems and Applications I

    1. Front Matter

      Pages 77-77
      Download chapter PDF

    2. Preemptive Hardware Multitasking in ReconOS

      • Markus Happe, Andreas Traber, Ariane Keller
      Pages 79-90

    3. A Fully Parallel Particle Filter Architecture for FPGAs

      • Fynn Schwiegelshohn, Eugen Ossovski, Michael Hübner
      Pages 91-102

    4. TEAChER: TEach AdvanCEd Reconfigurable Architectures and Tools

      • Kostas Siozios, Peter Figuli, Harry Sidiropoulos, Carsten Tradowsky, Dionysios Diamantopoulos, Konstantinos Maragos et al.
      Pages 103-114

  5. Tools and Compilers II

    1. Front Matter

      Pages 115-115
      Download chapter PDF

    2. Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures

      • Dionysios Diamantopoulos, S. Xydis, K. Siozios, D. Soudris
      Pages 117-128

    3. SET-PAR: Place and Route Tools for the Mitigation of Single Event Transients on Flash-Based FPGAs

      • Luca Sterpone, Boyang Du
      Pages 129-140

    4. Advanced SystemC Tracing and Analysis Framework for Extra-Functional Properties

      • Philipp A. Hartmann, Kim Grüttner, Wolfgang Nebel
      Pages 141-152

    5. Run-Time Partial Reconfiguration Simulation Framework Based on Dynamically Loadable Components

      • Xerach Peña, Fernando Rincon, Julio Dondo, Julian Caba, Juan Carlos Lopez
      Pages 153-164

  6. Network-on-a-Chip

    1. Front Matter

      Pages 165-165
      Download chapter PDF

    2. Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays

      • Michael Metzner, Jesus A. Lizarraga, Christophe Bobda
      Pages 167-178
Back to top

Other volumes

  1. Applied Reconfigurable Computing

Keywords

About this book

This book constitutes the refereed proceedings of the 11th International Symposium on Applied Reconfigurable Computing, ARC 2015, held in Bochum, Germany, in April 2015.

The 23 full papers and 20 short papers presented in this volume were carefully reviewed and selected from 85 submissions. They are organized in topical headings named: architecture and modeling; tools and compilers; systems and applications; network-on-a-chip; cryptography applications; extended abstracts of posters. In addition, the book contains invited papers on funded R&D - running and completed projects and Horizon 2020 funded projects.

Editors and Affiliations

  • Tohoku University, Sendai, Japan

    Kentaro Sano

  • National Technical University of Athens, Athens, Greece

    Dimitrios Soudris

  • Ruhr-Universität Bochum, Bochum, Germany

    Michael Hübner

  • University of Southern California, Marina del Rey, USA

    Pedro C. Diniz

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation