Skip to main content
SpringerLink
Log in

Yield Simulation for Integrated Circuits

  • Book
  • © 1987

Overview

Authors:
  1. Duncan Moore Henry Walker

    1. Carnegie Mellon University, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

  1. Front Matter

    Pages i-xi
    Download chapter PDF

  2. Introduction

    • Duncan Moore Henry Walker
    Pages 1-7

  3. Background

    • Duncan Moore Henry Walker
    Pages 9-17

  4. Defect Models

    • Duncan Moore Henry Walker
    Pages 19-36

  5. Defect Statistics

    • Duncan Moore Henry Walker
    Pages 37-49

  6. Fault Analysis

    • Duncan Moore Henry Walker
    Pages 51-85

  7. VLASIC Implementation

    • Duncan Moore Henry Walker
    Pages 87-130

  8. Redundancy Analysis System

    • Duncan Moore Henry Walker
    Pages 131-147

  9. Fabrication Data

    • Duncan Moore Henry Walker
    Pages 149-171

  10. Conclusions and Current Research

    • Duncan Moore Henry Walker
    Pages 173-187

  11. Back Matter

    Pages 189-209
    Download chapter PDF
Back to top

Keywords

About this book

In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.

Authors and Affiliations

  • Carnegie Mellon University, USA

    Duncan Moore Henry Walker

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation