Skip to main content
  • Book
  • © 1997

Verilog® Quickstart

Authors:

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (14 chapters)

  1. Front Matter

    Pages i-xx
  2. Introduction

    • James M. Lee
    Pages 1-8
  3. Introduction to the Verilog Language

    • James M. Lee
    Pages 9-17
  4. Structural Modeling

    • James M. Lee
    Pages 19-30
  5. Behavioral Modeling

    • James M. Lee
    Pages 31-67
  6. Operators

    • James M. Lee
    Pages 69-81
  7. Working with Behavioral Modeling

    • James M. Lee
    Pages 83-125
  8. User-Defined Primitives

    • James M. Lee
    Pages 127-135
  9. Parameterized Modules

    • James M. Lee
    Pages 137-141
  10. State Machines

    • James M. Lee
    Pages 143-158
  11. Modeling Tips

    • James M. Lee
    Pages 159-190
  12. Modeling Style Trade-Offs

    • James M. Lee
    Pages 191-202
  13. Test Benches and Test Management

    • James M. Lee
    Pages 203-226
  14. Common Errors

    • James M. Lee
    Pages 227-235
  15. Debugging a Design

    • James M. Lee
    Pages 237-267
  16. Back Matter

    Pages 269-301

About this book

Welcome to the world of Verilog! Once you read this book, you will join the ranks of the many successful engineers who use Verilog. I have been using Verilog since 1986 and teaching Verilog since 1987. I have seen many different Verilog courses and many approaches to learning Verilog. This book generally follows the outline of the Verilog class that I teach at the University of California, Santa Cruz, Extension. This book does not take a "cookie-cutter" approach to learning Verilog, nor is it a completely theoretical book. Instead, what we will do is go through some of the formal Verilog syntax and definitions, and then show practical uses. Once we cover most of the constructs of the language, we will look at how style affects the constructs you choose while modeling your design. This is not a complete and exhaustive reference on Verilog. If you want a Verilog reference, I suggest one of the Open Verilog International (OVI) reference manuals.

Authors and Affiliations

  • Cadence Design Systems, Inc., USA

    James M. Lee

Bibliographic Information

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access