Overview
Access this book
Tax calculation will be finalised at checkout
Other ways to access
Table of contents(13 chapters)
About this book
These designers see current design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant even as design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity.
Reuse Methodology Manual for System-On-A-Chip Designs, Second Edition outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process. Reuse Methodology Manual for System-On-A-Chip Designs, Second Edition will be updated on a regular basis as a result of changing technology and improved insight into the problems of design reuse and its role in producing high-quality SoC designs.
Authors and Affiliations
-
Synopsys, Inc., USA
Michael Keating
-
Mentor Graphics Corporation, USA
Pierre Bricaud
Bibliographic Information
Book Title: Reuse Methodology Manual
Book Subtitle: For System-on-a-Chip Designs
Authors: Michael Keating, Pierre Bricaud
DOI: https://doi.org/10.1007/978-1-4615-5037-2
Publisher: Springer New York, NY
-
eBook Packages: Springer Book Archive
Copyright Information: Kluwer Academic Publishers 1999
Hardcover ISBN: 978-0-7923-8558-5Published: 30 June 1999
Softcover ISBN: 978-1-4613-7289-9Published: 23 October 2012
eBook ISBN: 978-1-4615-5037-2Published: 06 December 2012
Edition Number: 2
Number of Pages: XXIII, 286
Topics: Circuits and Systems, Computer-Aided Engineering (CAD, CAE) and Design, Electrical Engineering, Computer Hardware