Skip to main content
SpringerLink
Log in

System Specification and Design Languages

Selected Contributions from FDL 2010

  • Conference proceedings
  • © 2012

Overview

Editors:
  1. Tom J. Kaźmierski

    1. University of Southampton, Southampton, United Kingdom

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Adam Morawiec

    1. ECSI, Gières, France

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  • Covers design verification, automatic synthesis and mechanized debug aids
  • Includes language-based modeling and design techniques for embedded systems
  • Covers design, modeling and verification of mixed physical domain and mixed signal systems that include significant analog parts in electrical and non-electrical domains
  • Includes formal and semi-formal system level design methods for complex embedded systems based on the Unified Modelling Language (UML) and Model Driven Engineering (MDE)
  • Includes supplementary material: sn.pub/extras

Part of the book series: Lecture Notes in Electrical Engineering (LNEE, volume 106)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (15 papers)

  1. Front Matter

    Pages i-xii
    Download chapter PDF

  2. Formal Hardware/Software Co-verification of Application Specific Instruction Set Processors

    • Sacha Loitz, Markus Wedler, Dominik Stoffel, Christian Brehm, Wolfgang Kunz, Norbert Wehn
    Pages 1-20

  3. Evaluating Debugging Algorithms from a Qualitative Perspective

    • Alexander Finder, Görschwin Fey
    Pages 21-36

  4. Mapping of Concurrent Object-Oriented Models to Extended Real-Time Task Networks

    • Matthias Büker, Kim Grüttner, Philipp A. Hartmann, Ingo Stierand
    Pages 37-53

  5. SystemC-A Modelling of Mixed-Technology Systems with Distributed Behaviour

    • Chenxu Zhao, Tom J. Kaźmierski
    Pages 55-69

  6. A Framework for Interactive Refinement of Mixed HW/SW/Analog Systems

    • Tobias Kirchner, Nico Bannow, Christian Kerstan, Christoph Grimm
    Pages 71-89

  7. Bottom-up Verification for CMOS Photonic Linear Heterogeneous System

    • Bo Wang, Ian O’Connor, Emmanuel Drouard, Lioua Labrak
    Pages 91-104

  8. Towards Abstract Analysis Techniques for Range Based System Simulations

    • Florian Schupfer, Michael Kärgel, Christoph Grimm, Markus Olbrich, Erich Barke
    Pages 105-121

  9. Modeling Time-Triggered Architecture Based Real-Time Systems Using SystemC

    • Jon Perez, Carlos Fernando Nicolas, Roman Obermaisser, Christian El Salloum
    Pages 123-141

  10. Towards the Development of a Set of Transaction Level Models A Feature-Oriented Approach

    • Ye Jun, Tan Qingping, Li Tun
    Pages 143-156

  11. Rapid Prototyping of Complex HW/SW Systems using a Timing and Power Aware ESL Framework

    • Kim Grüttner, Kai Hylla, Sven Rosinger, Wolfgang Nebel
    Pages 157-173

  12. Towards Accurate Source-Level Annotation of Low-Level Properties Obtained from Optimized Binary Code

    • Stefan Stattelmann, Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel
    Pages 175-190

  13. Architecture Specifications in CλaSH

    • Jan Kuper, Christiaan Baaij, Matthijs Kooijman, Marco Gerards
    Pages 191-206

  14. SyReC: A Programming Language for Synthesis of Reversible Circuits

    • Robert Wille, Sebastian Offermann, Rolf Drechsler
    Pages 207-222

  15. Logical Time @ Work: Capturing Data Dependencies and Platform Constraints

    • Calin Glitia, Julien DeAntoni, Frédéric Mallet
    Pages 223-238

  16. Formal Support for Untimed MARTE-SystemC Interoperability

    • Pablo Peñil, Fernando Herrera, Eugenio Villar
    Pages 239-254
Back to top

Keywords

About this book

This book brings together a selection of the best papers from the thirteenth edition of the Forum on specification and Design Languages Conference (FDL), which was held in Southampton, UK in September 2010.  FDL is a well established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modelling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology systems.

Editors and Affiliations

  • University of Southampton, Southampton, United Kingdom

    Tom J. Kaźmierski

  • ECSI, Gières, France

    Adam Morawiec

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation