Skip to main content
  • Book
  • © 2012

Transient and Permanent Error Control for Networks-on-Chip

  • Includes a complete survey of error control methods for reliable networks-on-chip, evaluated for reliability, energy and performance metrics
  • Presents state-of-the-art solutions to address simultaneously reliability, energy and performance
  • Provides hardware implementation details of error control in networks-on-chip
  • Provides details of a parallel simulator and corresponding simulation setup to achieve the reported results

Buy it now

Buying options

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (7 chapters)

  1. Front Matter

    Pages i-xii
  2. Introduction

    • Qiaoyan Yu, Paul Ampadu
    Pages 1-17
  3. Existing Transient and Permanent Error Management in NoCs

    • Qiaoyan Yu, Paul Ampadu
    Pages 19-35
  4. Adaptive Error Control Coding at Datalink Layer

    • Qiaoyan Yu, Paul Ampadu
    Pages 37-63
  5. Transient and Permanent Link Errors Co-Management

    • Qiaoyan Yu, Paul Ampadu
    Pages 65-79
  6. Dual-Layer Cooperative Error Control for Transient Error

    • Qiaoyan Yu, Paul Ampadu
    Pages 81-116
  7. Conclusions and Future Directions

    • Qiaoyan Yu, Paul Ampadu
    Pages 151-155
  8. Back Matter

    Pages 157-159

About this book

This book addresses reliability and energy efficiency of on-chip networks using cooperative error control. It describes an efficient way to construct an adaptive error control codec capable of tracking noise conditions and adjusting the error correction strength at runtime. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance.

Authors and Affiliations

  • University of New Hampshire, Durham, USA

    Qiaoyan Yu

  • University of Rochester, Rochester, USA

    Paul Ampadu

Bibliographic Information

Buy it now

Buying options

eBook USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access