Skip to main content

Verification Plans

The Five-Day Verification Strategy for Modern Hardware Verification Languages

  • Book
  • © 2004

Overview

  • Is a practical guide on how to get a verification team jumpstarted into verification success by the joint creation of a verification plan

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 139.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 179.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 179.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

Keywords

About this book

Verification isjob one in today's modem design process. Statistics tell us that the verification process takes up a majority of the overall work. Chips that come back dead on arrival scream that verification is at fault for not finding the mistakes. How do we ensure success? After an accomplishment, have you ever had someone ask you, "Are you good or are you just lucky?"? Many design projects depend on blind luck in hopes that the chip will work. Other's, just adamantly rely on their own abilities to bring the chip to success. ill either case, how can we tell the difference between being good or lucky? There must be a better way not to fail. Failure. No one likes to fail. ill his book, "The Logic of Failure", Dietrich Domer argues that failure does not just happen. A series of wayward steps leads to disaster. Often these wayward steps are not really logical, decisive steps, but more like default omissions. Anti-planning if you will, an ad-hoc approach to doing something. To not plan then, is to fail.

Reviews

"In this book, Peet gives every engineer trying to do functional verification a jump-start on getting it under control...His technique...is soundly grounded in the real world, honed through years of experience and practice. If you adopt this approach, it will improve the speed with which verification plans are produced, improve their quality, help eliminate redundant work, and reduce unnecessary work...But wait, there's more. Peet not only tells you how to do it, he tells you why you should do it a certain way, and why Hardware Verification Languages give you an advantage (motivation for you to check out the new techniques and ammunition for your presentations to management)...I have been helped already by what Peet gives in his book. I'm keeping my copy right next to Janick's book."
(Glenn Hunt, Texas Instruments)

Authors and Affiliations

  • EVera Consulting Corporation, USA

    Peet James

Bibliographic Information

  • Book Title: Verification Plans

  • Book Subtitle: The Five-Day Verification Strategy for Modern Hardware Verification Languages

  • Authors: Peet James

  • DOI: https://doi.org/10.1007/978-1-4615-0473-3

  • Publisher: Springer New York, NY

  • eBook Packages: Springer Book Archive

  • Copyright Information: Springer Science+Business Media New York 2004

  • Hardcover ISBN: 978-1-4020-7619-0Published: 31 October 2003

  • Softcover ISBN: 978-1-4613-5094-1Published: 05 November 2012

  • eBook ISBN: 978-1-4615-0473-3Published: 28 June 2011

  • Edition Number: 1

  • Number of Pages: XXII, 229

  • Topics: Circuits and Systems, Computer Hardware, Electrical Engineering, Computer-Aided Engineering (CAD, CAE) and Design

Publish with us