Skip to main content
SpringerLink
Log in

Hierarchical Modeling for VLSI Circuit Testing

  • Book
  • © 1990

Overview

Authors:
  1. Debashis Bhattacharya

    1. Yale University, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. John P. Hayes

    1. The University of Michigan, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (5 chapters)

  1. Front Matter

    Pages i-xi
    Download chapter PDF

  2. Introduction

    • Debashis Bhattacharya, John P. Hayes
    Pages 1-30

  3. Circuit and Fault Modeling

    • Debashis Bhattacharya, John P. Hayes
    Pages 31-60

  4. Hierarchical Test Generation

    • Debashis Bhattacharya, John P. Hayes
    Pages 61-96

  5. Design for Testability

    • Debashis Bhattacharya, John P. Hayes
    Pages 97-127

  6. Concluding Remarks

    • Debashis Bhattacharya, John P. Hayes
    Pages 129-132

  7. Back Matter

    Pages 133-159
    Download chapter PDF
Back to top

Keywords

About this book

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob­ lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.

Authors and Affiliations

  • Yale University, USA

    Debashis Bhattacharya

  • The University of Michigan, USA

    John P. Hayes

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation