Editors:
Part of the book series: The Springer International Series in Engineering and Computer Science (SECS, volume 367)
Buy it now
Buying options
Tax calculation will be finalised at checkout
Other ways to access
This is a preview of subscription content, log in via an institution to check for access.
Table of contents (7 chapters)
-
Front Matter
-
Back Matter
About this book
Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance constraints. Nevertheless, these DSP algorithms are often built from many constituent canonical subtasks (e.g., IIR and FIR filters, FFTs) that can be reused in other subtasks. Design is then a problem of composing these core entities into a cohesive whole to provide both the intended functionality and the required performance.
In order to organize the design process, there have been two major approaches. The top-down approach starts with an abstract, concise, functional description which can be quickly generated. On the other hand, the bottom-up approach starts from a detailed low-level design where performance can be directly assessed, but where the requisite design and interface detail take a long time to generate. In this book, the authors show a way to effectively resolve this tension by retaining the high-level conciseness of VHDL while parameterizing it to get good fit to specific applications through reuse of core library components. Since they build on a pre-designed set of core elements, accurate area, speed and power estimates can be percolated to high- level design routines which explore the design space. Results are impressive, and the cost model provided will prove to be very useful. Overall, the authors have provided an up-to-date approach, doing a good job at getting performance out of high-level design.
The methodology provided makes good use of extant design tools, and is realistic in terms of the industrial design process. The approach is interesting in its own right, but is also of direct utility, and it will give the existing DSP CAD tools a highly competitive alternative. The techniques described have been developed within ARPAs RASSP (Rapid Prototyping of Application Specific SignalProcessors) project, and should be of great interest there, as well as to many industrial designers.
Professor Jonathan Allen, Massachusetts Institute of Technology
Editors and Affiliations
-
Rockwell International Corporation, USA
Mohamed S. Ben Romdhane
-
Georgia Institute of Technology & VP Technologies, USA
Vijay K. Madisetti
-
US Air Force Wright Laboratories, USA
John W. Hines
Bibliographic Information
Book Title: Quick-Turnaround ASIC Design in VHDL
Book Subtitle: Core-Based Behavioral Synthesis
Editors: Mohamed S. Ben Romdhane, Vijay K. Madisetti, John W. Hines
Series Title: The Springer International Series in Engineering and Computer Science
DOI: https://doi.org/10.1007/978-1-4613-1411-0
Publisher: Springer New York, NY
-
eBook Packages: Springer Book Archive
Copyright Information: Kluwer Academic Publishers 1996
Hardcover ISBN: 978-0-7923-9744-1Published: 30 June 1996
Softcover ISBN: 978-1-4612-8612-7Published: 28 September 2011
eBook ISBN: 978-1-4613-1411-0Published: 06 December 2012
Series ISSN: 0893-3405
Edition Number: 1
Number of Pages: XVIII, 180
Topics: Circuits and Systems, Electrical Engineering, Computer-Aided Engineering (CAD, CAE) and Design, Signal, Image and Speech Processing