Skip to main content
SpringerLink
Log in
Book cover

Simulated Annealing for VLSI Design

  • Book
  • © 1988

Overview

Authors:
  1. D. F. Wong

    1. University of Texas at Austin, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. H. W. Leong

    1. National University of Singapore, Singapore

    View author publications

    You can also search for this author in PubMed   Google Scholar

  3. C. L. Liu

    1. University of Illinois at Urbana-Champaign, USA

    View author publications

    You can also search for this author in PubMed   Google Scholar

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

  1. Front Matter

    Pages i-xi
    Download chapter PDF

  2. Introduction

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 1-7

  3. Placement

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 9-30

  4. Floorplan Design

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 31-71

  5. Channel Routing

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 73-97

  6. Permutation Channel Routing

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 99-122

  7. PLA Folding

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 123-143

  8. Gate Matrix Layout

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 145-164

  9. Array Optimization

    • D. F. Wong, H. W. Leong, C. L. Liu
    Pages 165-183

  10. Back Matter

    Pages 185-202
    Download chapter PDF
Back to top

Keywords

About this book

This monograph represents a summary of our work in the last two years in applying the method of simulated annealing to the solution of problems that arise in the physical design of VLSI circuits. Our study is experimental in nature, in that we are con­ cerned with issues such as solution representations, neighborhood structures, cost functions, approximation schemes, and so on, in order to obtain good design results in a reasonable amount of com­ putation time. We hope that our experiences with the techniques we employed, some of which indeed bear certain similarities for different problems, could be useful as hints and guides for other researchers in applying the method to the solution of other prob­ lems. Work reported in this monograph was partially supported by the National Science Foundation under grant MIP 87-03273, by the Semiconductor Research Corporation under contract 87-DP- 109, by a grant from the General Electric Company, and by a grant from the Sandia Laboratories.

Reviews

`Individuals interested in design automation and, in particular, VLSI design will find this monograph a useful source of information on the application of the simulated annealing method.'
Zentralblatt für Mathematik, 699 (1991)

Authors and Affiliations

  • University of Texas at Austin, USA

    D. F. Wong

  • National University of Singapore, Singapore

    H. W. Leong

  • University of Illinois at Urbana-Champaign, USA

    C. L. Liu

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation