Skip to main content

Post-Silicon and Runtime Verification for Modern Processors

  • Book
  • © 2011

Overview

  • Addresses an area of hardware verification that is growing both in industry and academia.
  • Covers hardware patching and error avoidance.
  • Discusses multi-core processors with test generation and response evaluation.
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

eBook USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (9 chapters)

  1. Verification of a Modern Processor

  2. VERIFICATION OF A MODERN PROCESSOR

  3. Functional Post-Silicon Verification

  4. FUNCTIONAL POST-SILICON VERIFICATION

  5. Runtime Verification for Modern Microprocessors

  6. RUNTIME VERIFICATION FOR MODERN MICROPROCESSORS

Keywords

About this book

The purpose of this book is to survey the state of the art and evolving directions in post-silicon and runtime verification. The authors start by giving an overview of the state of the art in verification, particularly current post-silicon methodologies in use in the industry, both for the domain of processor pipeline design and for memory subsystems. They then dive into the presentation of several new post-silicon verification solutions aimed at boosting the verification coverage of modern processors, dedicating several chapters to this topic. The presentation of runtime verification solutions follows a similar approach. This is an area of processor design that is still in its early stages of exploration and that holds the promise of accomplishing the ultimate goal of achieving complete correctness guarantees for microprocessor-based computation. The authors conclude the book with a look towards the future of late-stage verification and its growing role in the processor life-cycle.

Authors and Affiliations

  • Platform Validation Engineering Group, Intel Corporation, Hillsboro, USA

    Ilya Wagner

  • Dept. Electrical Engineering &, Computer Science, University of Michigan, Ann Arbor, USA

    Valeria Bertacco

Bibliographic Information

  • Book Title: Post-Silicon and Runtime Verification for Modern Processors

  • Authors: Ilya Wagner, Valeria Bertacco

  • DOI: https://doi.org/10.1007/978-1-4419-8034-2

  • Publisher: Springer New York, NY

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer Science+Business Media, LLC 2011

  • Hardcover ISBN: 978-1-4419-8033-5Published: 03 December 2010

  • Softcover ISBN: 978-1-4899-8150-9Published: 28 September 2014

  • eBook ISBN: 978-1-4419-8034-2Published: 25 November 2010

  • Edition Number: 1

  • Number of Pages: XVII, 224

  • Topics: Circuits and Systems, Computer Hardware, Computer-Aided Engineering (CAD, CAE) and Design

Publish with us