Authors:
- New methodology with potential for obtaining best results in MP-SoC design
- Most detailed book about retargetable processor system integration
- Separate, elaborated introduction into state of the art for all 3 involved fields
Buy it now
Buying options
Tax calculation will be finalised at checkout
Other ways to access
This is a preview of subscription content, log in via an institution to check for access.
Table of contents (10 chapters)
-
Front Matter
-
Back Matter
About this book
The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmable platforms (Multi-Processor System-on-Chip Platforms, MP-SoC), which are tailored to the respective target application. In the usual case, a new platform is designed by selecting and assembling standard platform elements.
However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare’s BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores.
In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms.
The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.
Authors and Affiliations
-
CoWare, Inc, 52070 Aachen, Germany
Andreas Wieferink
-
ISS RWTH Aachen, 52056 Aachen, Germany
Heinrich Meyr, Rainer Leupers
About the authors
Bibliographic Information
Book Title: Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
Authors: Andreas Wieferink, Heinrich Meyr, Rainer Leupers
DOI: https://doi.org/10.1007/978-1-4020-8652-6
Publisher: Springer Dordrecht
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media B.V. 2008
Hardcover ISBN: 978-1-4020-8574-1Published: 15 July 2008
Softcover ISBN: 978-90-481-7916-9Published: 19 October 2010
eBook ISBN: 978-1-4020-8652-6Published: 08 July 2008
Edition Number: 1
Number of Pages: XIV, 162
Topics: Circuits and Systems, Special Purpose and Application-Based Systems